μPD8080AF 8-BIT N-CHANNEL MICROPROCESSOR FAMILY

DESCRIPTION

The μ PD8080AF is a complete 8-bit parallel processor for use in general purpose digital computer systems. It is fabricated on a single LSI chip using N-channel silicon gate MOS process, which offers much higher performance than conventional microprocessors (1.28 μ s minimum instruction cycle). A complete microcomputer system is formed when the μ PD8080AF is interfaced with I/O ports (up to 256 input and 256 output ports) and any type or speed of semiconductor memory. It is available in a 40 pin ceramic or plastic package.

FEATURES

- 78 Powerful Instructions
- Three Devices Three Clock Frequencies μPD8080AF – 2.0 MHz μPD8080AF-2 – 2.5 MHz μPD8080AF-1 – 3.0 MHz
- Direct Access to 64K Bytes of Memory with 16-Bit Program Counter
- 256 8-Bit Input Ports and 256 8-Bit Output Ports
- Double Length Operations Including Addition
- · Automatic Stack Memory Operation with 16-Bit Stack Pointer
- TTL Compatible (Except Clocks)
- Multi-byte Interrupt Capability
- Fully Compatible with Industry Standard 8080A
- · Available in either Plastic or Ceramic Package

PIN CONFIGURATION

µPD8080AF

The μ PD8080AF contains six 8-bit data registers, an 8-bit accumulator, four testable flag bits, and an 8-bit parallel binary arithmetic unit. The μ PD8080AF also provides decimal arithmetic capability and it includes 16-bit arithmetic and immediate operators which greatly simplify memory address calculations, and high speed arithmetic operations.

The µPD8080AF utilizes a 16-bit address bus to directly address 64K bytes of memory, is TTL compatible (1.9 mA), and utilizes the following addressing modes: Direct; Register; Register Indirect; and Immediate.

The µPD8080AF has a stack architecture wherein any portion of the external memory can be used as a last in/first out (LIFO) stack to store/retrieve the contents of the accumulator, the flags, or any of the data registers.


The μ PD8080AF also contains a 16-bit stack pointer to control the addressing of this external stack. One of the major advantages of the stack is that multiple level interrupts can easily be handled since complete system status can be saved when an interrupt occurs and then restored after the interrupt is complete. Another major advantage is that almost unlimited subroutine nesting is possible.

This processor is designed to greatly simplify system design. Separate 16-line address and 8-line bidirectional data buses are employed to allow direct interface to memories and I/O ports. Control signals, requiring no decoding, are provided directly by the processor. All buses, including the control bus, are TTL compatible.

Communication on both the address lines and the data lines can be interlocked by using the HOLD input. When the Hold Acknowledge (HLDA) signal is issued by the processor, its operation is suspended and the address and data lines are forced to be in the FLOATING state. This permits other devices, such as direct memory access channels (DMA), to be connected to the address and data buses.

The μ PD8080AF has the capability to accept a multiple byte instruction upon an interrupt. This means that a CALL instruction can be inserted so that any address in the memory can be the starting location for an interrupt program. This allows the assignment of a separate location for each interrupt operation, and as a result no polling is required to determine which operation is to be performed.

NEC offers three versions of the μ PD8080AF. These processors have all the features of the μ PD8080AF except the clock frequency ranges from 2.0 MHz to 3.0 MHz. These units meet the performance requirements of a variety of systems while maintaining software and hardware compatibility with other 8080A devices.



FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM

PIN IDENTIFICATION

_			μι Doddoni
		PIN	
NO.	SYMBOL	NAME	FUNCTION
1, 25 -2 7, 29-40	A15 - A0	Address Bus (output three- state)	The address bus is used to address memory (up to 64K 8-bit words) or specify the I/O device number (up to 256 input and 256 output devices). Ag is the least significant bit.
2	VSS	Ground (input)	Ground
3-10	D ₇ — D ₀	Data Bus (input/ output three-state)	The bidirectional data bus communicates between the processor, memory, and I/O devices for instructions and data transfers. Dur- ing each sync time, the data bus contains a status word that describes the current machine cycle. Do is the least significant bit.
11	VBB	VBB Supply Voltage (input)	-5V ± 5%
12	RESET	Reset (input)	If the RESET signal is activated, the program counter is cleared. After RESET, the program starts at location 0 in memory. The INTE and HLDA flip-flops are also reset. The flags, accumulator, stack pointer, and registers are not cleared. (Note: External synchronization is not required for the RESET input signal which must be active for a minimum of 3 clock periods.)
13	HOLD	Hold (input)	HOLD requests the processor to enter the HOLD state. The HOLD state allows an external device to gain control of the µPD8080AF address and data buses as soon as the µPD8080AF has completed its use of these buses for the current machine cycle. It is recognized under the following conditions: The processor is in the HALT state. The processor is in the T2 or TW stage and the READY signal is active. As a result of entering the HOLD state, the ADDRESS BUS
			(A15 – A0) and DATA BUS (D7 – D0) are in their high impedance state. The processor indicates its state on the HOLD ACKNOWLEDGE (HLDA) pin.
14	INT	Interrupt Request (input)	The µPD8080AF recognizes an interrupt request on this line at the end of the current instruction or while halted. If the µPD8080AF is in the HOLD state, or if the Interrupt Enable flip-flop is reset, it will not honor the request.
15	φ2	Phase Two (input)	Phase two of processor clock.
16	INTE ①	Interrupt Enable (output)	INTE indicates the content of the internal interrupt enable flip-flop. This flip-flop is set by the Enable (EI) or reset by the Disable (DI) interrupt instructions and inhibits interrupts from being accepted by the processor when it is reset. INTE is automatically reset (disabling further interrupts) during T ₁ of the instruction fetch cycle (M ₁) when an interrupt is accepted and is also reset by the RESET signal.
17	DBIN	Data Bus In (output)	DBIN indicates that the data bus is in the input mode. This signal is used to enable the gating of data onto the μ PD8080AF data bus from memory or input ports.
18	WR	Write (output)	\overline{WR} is used for memory WRITE or I/O output control. The data on the data bus is valid while the \overline{WR} signal is active (\overline{WR} = 0).
19	SYNC	Synchronizing Signal (output)	The SYNC signal indicates the beginning of each machine cycle.
20	vcc	VCC Supply Voltage (input)	+5V ± 5%
21	HLDA	Hold Acknowledge (output)	HLDA is in response to the HOLD signal and indicates that the data and address bus will go to the high impedance state. The

uPD8080AF


Operating Temperature	+70°C ABSOLUTE MAXIMUM
Storage Temperature65°C to	
All Output Voltages0.3 to +2	0 Volts
All Input Voltages ①0.3 to +2	0 Volts
Supply Voltages VCC, VDD and VSS ①0.3 to +2	O Volts
Power Dissipation	1.5W
Note: ① Relative to VBB.	
$T_a = 25^{\circ}C$	

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C$, $V_{DD} = +12 V \pm 5\%$, $V_{CC} = +5 V \pm 5\%$, $V_{BB} = -5 V \pm 5\%$, $V_{SS} = 0 V$,

			LIM	ITS		-
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Input Low Voltage	VILC	VSS - 1		V _{SS} + 0.8	v	
Clock Input High Voltage	VIHC	9.0		V _{DD} + 1	٧	
Input Low Voltage	VIL	V _{SS} - 1		V _{SS} + 0.8	V	
Input High Voltage	VIH	3.3		Vcc + 1	V	
Output Low Voltage	VOL			0.45	٧	IOL = 1.9 mA on all outputs
Output High Voltage	Voн	3.7			V	IOH = - 150 μΑ ②
Avg. Power Supply Current (VDD)	IDD(AV)		40	70	mA	
Avg. Power Supply Current (VCC)	ICC(AV)		60	80	mA	tCY min
Avg. Power Supply Current (VBB)	(BB(AV)		0.01	1	mA	
Input Leakage	IL			±10 ②	μА	VSS < VIN < VCC
Clock Leakage	^I CL			±10 ②	μΑ	VSS ≤ VCLOCK ≤ VDD
Data Bus Leakage in Input Mode	יסג 🛈			-100 -2 ②	μA mA	V _{SS} ≤ V _{IN} ≤ V _{SS} + 0.8V V _{SS} + 0.8V ≤ V _{IN} ≤ V _{CC}
Address and Data Bus Leakage During HOLD	lŧį			+10 - 100 ②	μА	VADDR/DATA * VCC VADDR/DATA * VSS + 0.45V

TYPICAL SUPPLY CURRENT VS. TEMPERATURE, NORMALIZED ③



- Notes: 1 When DBIN is high and $V_{IN} > V_{IH}$ internal active pull-up resistors will be switched onto the data bus,
 - ② Minus (-) designates current flow out of the device. ③ $\Delta I \text{ supply/} \Delta T_a = -0.45\%/^{\circ}C$.

 $T_a = 25^{\circ}C$, $V_{CC} = V_{DD} = V_{SS} = 0V$, $V_{RR} = -5V$.

	,					
			LIMIT	S		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Capacitance	Cφ		17	25	ρF	f _c = 1 MHz
Input Capacitance	CIN		6	10	pF	Unmeasured Pins
Output Capacitance	COUT	1	10	20	ρF	Returned to VSS

CAPACITANCE


DC CHARACTERISTICS

AC CHARACTERISTICS μPD8080AF


 $T_a = 0^{\circ}\text{C to} + 70^{\circ}\text{C}$, $V_{DD} = +12\text{V} \pm 5\%$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$, unless otherwise specified.

			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Period	tCY 3	0.48		2.0	μsec	
Clock Rise and Fall Time	t _r , t _f	0		50	nsec	
φ1 Pulse Width	t _Ø 1	-60			nsec	
φ2 Pulse Width	t _Ø 2	220		-	nsec	,
Delay φ1 to φ2	^t D1	0			nsec	
Delay ϕ 2 to ϕ 1	tD2	70			nsec	
Delay ϕ 1 to ϕ 2 Leading Edges	tD3	80			nsec	
Address Output Delay From #2	tDA ②			200	nsec	0 100 - 5
Data Output Delay From ¢2	tpp ②			220	nsec	CL = 100 pF
Signal Output Delay From φ1, or φ2 (SYNC, WR, WAIT, HLDA)	tDC ②			120	nsec	C _L = 50 pF
DBIN Delay From Ø2	tDF ②	25	1	140	nsec	
Delay for Input Bus to Enter Input Mode	t _{DI} ①			^t DF	nsec	
Data Setup Time During φ1 and DB1N	[†] DS1	30			nsec	
Data Setup Time to φ2 During DBIN	^t DS2	150			nsec	
Data Hold Time From φ2 During DBIN	ton ①	0			nsec	
INTE Output Delay From φ2	tIE ②			200	nsec	C _L = 50 pF
READY Setup Time During φ2	tRS	120		Ĺ	nsec	
HOLD Setup Time to φ2	tHS	140			nsec	
INT Setup Time During φ2 (During φ1 in Halt Mode)	tis	120			nsec	
Hold Time from φ2 (READY, INT, HOLD)	ŧн	0			nsec	
Delay to Float During Hold (Address and Data Bus)	tFD			120	nsec	
Address Stable Prior to WR	taw ②	(§			nsec	
Output Data Stable Prior to WR	tow ②	6			nsec	
Output Data Stable From WR	two ②	0		1	nsec	CL = 100 pF: Addres
Address Stable from WR	twa ②	0		Ī	nsec	Data
HLDA to Float Delay	the 2	8		1	nsec	C _L ≈ 50 pF: WR,
WR to Float Delay	twe ②	9			nsec	HLDA, DBIN
Address Hold Time after DBIN during HLDA	tan ②	-20			nsec	1

Notes: ① Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. tpH = 50 ns or tpF, whichever is less.



3 Actual tCY = $t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} > t_{CY}$ Min.



 $T_a = 0^{\circ} C$ to +70° C, $V_{DD} = +12 V \pm 5\%$, $V_{CC} = +5 V \pm 5\%$, $V_{BB} = -5 V \pm 5\%$, $V_{SS} = 0 V$, unless otherwise specified.

AC CHARACTERISTICS μPD8080AF-1

			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Period	tcy ③	0,32		2.0	μsec	
Clock Rise and Fall Time	t _r , t _f	0		25	nsec	
φ1 Pulse Width	^t ø1	50			nsec	
φ2 Pulse Width	t _Ø 2	145			nsec	
Delay ϕ 1 to ϕ 2	^t D1	0			nsec	· · · · · · · · · · · · · · · · · · ·
Delay φ2 to φ1	†D2	60			nsec	
Delay φ1 to φ2 Leading Edges	^t D3	60			nsec	
Address Output Delay From $\phi2$	tDA ②			150	nsec	C ₁ = 100 pF
Data Output Delay From $\phi2$	too ②			180	nsec	C[+ 100 pr
Signal Output Delay From φ1, or φ2 (SYNC, WR, WAIT, HLDA)	¹pc ②			110	nsec	C _L = 50 pF
DBIN Delay From ¢2	tDF ②	25		130	пѕес	
Delay for Input Bus to Enter Input Mode	t _{DI} ①			†DF	пѕес	
Data Setup Time During $\phi 1$ and DBIN	t _{DS1}	10			nsec	
Data Setup Time to φ2 During DBIN	[†] DS2	120			nsec	
Data Hold Time From ¢2 During DBIN	трн ①	0			nsec	
INTE Output Delay From $\phi2$	tiE ②			200	nsec	C _L = 50 pF
READY Setup Time During ¢2	tRS	90			nsec	
HOLD Setup Time to φ2	tHS	120			nsec	
tNT Setup Time During ¢2 (for all modes)	tis	100			nsec	
Hold Time from φ2 (READY, INT, HOLD)	t _H	0			nsec	
Delay to Float During Hold (Address and Data Bus)	^t FD			120	nsec	
Address Stable Prior to WR	taw ②	(5)			nsec	
Output Data Stable Prior to WR	tow ②	6			nsec	
Output Data Stable From WR	two ②	0			nsec	CL = 100 pF: Address,
Address Stable from WR	twa ②	0			nsec	Data
HLDA to Float Delay	the ②	8			nsec	C _L = 50 pF: WR,
WR to Float Delay	twr ②	9			nsec	HLDA, DBIN
Address Hold Time after DBIN during HLDA	tан ②	-20			nsec	

Notes Continued:

- 4 The following are relevant when interfacing the μ PD8080AF to devices having $V_{IH} = 3.3V$.

 - a. Maximum output rise time from 0.8V to 3.3V = 100 ns at C_L = SPEC. b. Output delay when measured to 3.0V = SPEC +60 ns at C_L = SPEC. c. If $C_L \neq$ SPEC, add 0.6 ns/pF if $C_L > C_{SPEC}$, subtract 0.3 ns/pF (from modified delay) if $C_L < C_{SPEC}$.

AC CHARACTERISTICS μPD8080AF-2

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C$, $V_{DD} = +12 V \pm 5\%$, $V_{CC} = +5 V \pm 5\%$, $V_{BB} = -5 V \pm 5\%$, $V_{SS} = 0 V$, unless otherwise specified.


			IMITS						
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS			
Clock Period	ích ③	0,38		2,0	μsec				
Clock Rise and Fall Time	t _r , t _f	0		50	nsec				
φ1 Pulse Width	t _Ø 1	60			nsec				
φ2 Pulse Width	t _Ø 2	175			nsec				
Delay ϕ 1 to ϕ 2	[†] D1	0			nsec				
Delay ϕ 2 to ϕ 1	tD2	70			nsec				
Delay ϕ 1 to ϕ 2 Leading Edges	t _{D3}	70			nsec				
Address Output Delay From $\phi2$	¹DA ②			175	nsec	C 100 - E			
Data Output Delay From ¢2	too ②			200	nsec	C _L = 100 pF			
Signal Output Delay From ϕ 1, or ϕ 2 (SYNC, \overline{WR} , WAIT, HLDA)	tDC ②			120	nsec	C _L = 50 pF			
DB1N Delay From $\phi2$	tDF ②	25		140	nsec				
Delay for Input Bus to Enter Input Mode	נםו 🛈			t _{DF}	nsec				
Data Setup Time During ϕ 1 and DBIN	t _{DS1}	20			nsec				
Data Setup Time to $\phi2$ During DBIN	^t DS2	130			nsec				
Data Hold Time From ϕ 2 During DBIN	tDH ①	0			nsec				
INTE Output Delay From ϕ 2	tIE ②			200	nsec	CL = 50 pF			
READY Setup Time During #2	†RS	90			nsec				
HOLD Setup Time to φ2	tHS	120		L	nsec				
INT Setup Time During φ2 (for all modes)	tis	100			nsec				
Hold Time from φ2 (READY, INT, HOLD)	tH	0			nsec				
Delay to Float During Hold (Address and Data Bus)	tFD			120	nsec				
Address Stable Prior to WR	taw ②	⑤			nsec				
Output Data Stable Prior to WR	tow ②	©			nsec				
Output Data Stable From WR	two ②	0			nsec	C _L = 100 pF: Addres			
Address Stable from WR	twa ②	0			nsec	Data			
HLDA to Float Delay	the ②	8			nsec	· C _L = 50 pF: WR,			
WR to Float Delay	twr ②	<u></u>			nsec	HLDA, DBIN			
Address Hold Time after DBIN during HLDA	¹AH ②	-20			nsec				

Notes Continued: ⑤

Device	†AW
μPD8080AF	2 tCY - tD3 - tro2 - 140
μPD8080AF-2	2 tCY - tD3 - tro2 - 130
μPD8080AF-1	2 tCY - tD3 - tro2 - 110

6	Device	^t DW
	μPD8080AF	t _{CY} - t _{D3} - t _{r\phi2} - 170
	μPD8080AF-2	$t_{CY} - t_{D3} - t_{r\phi 2} - 170$
	µPD8080AF-1	tCY - tD3 - tro2 - 150


- (9) If not HLDA, $t_{WD} = t_{WA} = t_{D3} + t_{r\phi2} + 10$ ns, If HLDA, $t_{WD} = t_{WA} = t_{WF}$. (8) $t_{HF} = t_{D3} + t_{r\phi2} 50$ ns. (9) $t_{WF} = t_{D3} + t_{r\phi2} 10$ ns.




PROCESSOR STATE TRANSITION DIAGRAM

Notes:

 INTE F/F is reset if internal INT F/F is set.
 Internal INT F/F is reset if INTE F/F is reset.
 If required, T₄ and T₅ are completed simultaneously with entering hold state.





Notes: ① Data in must be stable for this period during DBIN • 13. Both tps1 and tps2 must be satisfied.

Ready signal must be stable for this period during T2 or Tw. (Must be externally synchronized.)

Hold signal must be stable for this period during T2 or TW when entering hold mode, and during T3, T4, T5 and TWH when in hold mode. 00

Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized in the following instruction. (External synchronization is not required.) **a**

This timing diagram shows timing relationships only; it does not represent any specific machine cycle. (External synchronization is not required.) @ @

Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V, "0" = 1,0V; INPUTS "1" = 3,3V; "0" = 0,8V; OUTPUTS "1" = 2,0V, "0" = 0,8V.

The instruction set includes arithmetic and logical operators with direct, register, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, register, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with direct, conditional, or computed jumps. Also the ability to call and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Conditional jumps, calls and returns execute based on the state of the four testable flags (Sign, Zero, Parity and Carry). The state of each flag is determined by the result of the last instruction executed that affected flags. (See Instruction Set Table.)

The Sign flag is set (High) if bit 7 of the result is a "1"; otherwise it is reset (Low). The Zero flag is set if the result is "0"; otherwise it is reset. The Parity flag is set if the modulo 2 sum of the bits of the result is "0" (Even Parity); otherwise (Odd Parity) it is reset. The Carry flag is set if the last instruction resulted in a carry or a borrow out of the most significant bit (bit 7) of the result; otherwise it is reset.

In addition to the four testable flags, the μ PD8080AF has another flag (ACY) that is not directly testable. It is used for multiple precision arithmetic operations with the DAA instruction. The Auxiliary Carry flag is set if the last instruction resulted in a carry or a borrow from bit 3 into bit 4; otherwise it is reset.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the $\mu PD8080AF$. The ability to increment and decrement memory, the six general registers and the accumulator are provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the #PD8080AF instruction set.

The special instruction group completes the µPD8080AF instruction set: NOP, HALT stop processor execution; DAA provides decimal arithmetic capability; STC sets the carry flag; CMC complements it; CMA complements the contents of the accumulator; and XCHG exchanges the contents of two 16-bit register pairs directly.

Data in the μ PD8080AF is stored as 8-bit binary integers. All data/instruction transfers to the system data bus are in the following format:

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

MSB DATA WORD LSB

Instructions are one, two, or three bytes long. Multiple byte instructions must be stored in successive locations of program memory. The address of the first byte is used as the address of the instruction.

One Byte Instructions

D7 D6 D5 D4 D3 D2 D1 D0 OP CODE

Two Byte Instructions

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ OP CODE

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ OPERAND

Three Byte Instructions

 D7
 D6
 D5
 D4
 D3
 D2
 D1
 D0
 C

 D7
 D6
 D5
 D4
 D3
 D2
 D1
 D0
 L

 D7
 D6
 D5
 D4
 D3
 D2
 D1
 D0
 L

OP CODE Jump, call or direct load and store instructions

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical rotate, return, push, pop, enable

or disable interrupt instructions

Immediate mode or I/O instruc-

LOW ADDRESS OR OPERAND 1
HIGH ADDRESS OR OPERAND 2

INSTRUCTION SET

DATA AND INSTRUCTION FORMATS

				_																				ľ		90	UU	~ :
MNEMONIC ¹	DESCRIPTION	D ₇					COD D ₂		D _O	Clock Cycles 3	NDIS	FLA SEBO	PARITY &	CARRY	MNEMONIC ¹	DESCRIPTION	Dy						DE ²	1 D	Clock Cycles ³	SIGN	2680 PT	PARITY S
			М	OVE													LOAG	RE	GIST	ΓEΑ	PAIF							
MQV 6 s MQV M,s	Move register to register Move register to memory	0	1	d 1	đ	đ	5	5	5	5					LX+B ₍ D16	Louid immediate register pair BC	0	0	0	0	0	c		,	10			
MOV d,M	Move memory to register	0	1	ď	d	đ	1	1	0	7					LXI D,D16	Load immediate register												
MVId,D8 MVIM,D8	Move immediate to register Move immediate to memory		0	1	d 1	б Ө	1	1	0	7 10					LXI H,D16	pair DE Load immediate register	0	0	0	1	0				10			
		NCREM	ENT	/DE	CRE	MEN	т								LXI SP,D16	pair HL Load immediate Stack	0	0	1	0	0	C	0	1	10			
INR d	Increment register	0	0	d	d	ø	١	0	0	5	•	•	•			Painter	0	0	1	1	0	0	. 0	1	10			
OCR d INR M	Decrement register Increment memory		0	d 1	d 1	d	1	0	0	5 10	:	:	:						PUSE	<u> </u>								
DCR M	Decrement memory	0	0	,	1	0	1	0	1	10	•	•	•		PU\$H B	Push register pair BC on stack	1	1	0	n	0	1	0	1	11			
	ALU -	REGIST	ER	TO A	ccı	JMUI	ATO	R							PUSH D	Push register parr DE on stack	i		0	1	0	,			11			
ADD s	Add register to A Add register to A with	1	0	0	0	0	•	5	s	4	٠	•	٠	٠	PUSH H	Push register pair HL	,		U		-	'	-					
	carry .		0	0	0	1	\$	s	,	4	•	•	•	٠	PUSH PSW	on stack Push A and Hags on stack	1	1	1	1	0	1	0		11			
SUB s SBB s	Subtract register from A Subtract register from A		0	0	1	0	•	,	5	4	٠	•	•	•			-	-	POP	_								
ANA s	AND register with A		0	0	1	0	5	5	3	4	:	:	:	0	POP B	Pop register pair BC off					_		_					
XRAS	Exclusive OR Register with A	1	0	1	0	1	,	5	5	4					POP D	stack Pop register pair DE off	3	1	0	0	0	0	0	1	10			
ORA s	OR register with A	7	0	1	1	0	5	5	5	4	:	٠	•	0		stack	1	3	0	1	0	0	0	1	10			
CMP s	Compare register with A			1	1	1	5	\$	5	4	•	•	•	٠	POPH	Pop register pair HL off stack	1	1	1	0	0	0		1	10			
		MEMO			_									_	POP PSW	Pop A and Hags off stack	1	1	1	1	0	0	0	- 1	10	٠	•	• •
ADD M ADC M	Add memory to A Add memory to A with			0	0		1			7	•	•	•	٠				_	BLE					_				
SUB M	Subtract memory from A		0	0	0	1	1	1	0	7	:	:	:	:	DAD B DAD D	Add BC to HL Add DE to HL	0	0	0	0	1	0			10 10			:
SBB M	Subtract memory from A with borrow		0	0	,	1	,	,	0						DAD H DAD SP	Add HL to HL Add Stack Pointer to HL	0	0	1	0	1		0	1	10			•
ANA M	AND memory with A		0	1	ó	ò	i	i	0	7	:	:	:	0	UAUSF		CREM	_							- 10			
XRAM	Exclusive OR memory with A	1	e	1	0	,	1	1	0	7				0			_	_	_	-	-	_						
ORAM CMPM	OR memory with A Compare memory with A			1	1	0	1	1	0	7	:	:	:	0	INX B INX D	Increment BC Increment DE	0	0	0	0	0	0			5 5			
		MMEDI						_	<u> </u>	<u> </u>				_	INX H INX SP	Increment HL Increment Stack Pointer	0	0	1	0	0	0		1	5 5			
ADI D8	Add immediate to A	1	1	0	0	0	1	1	0	7	-	-	-	•			CREM	ENT	REI	GIST	ERF	AIA					-	
ACI D8	Add immediate to A with										•	•		·	DCX B	Decrement BC	0	0	0	0	1	0	1	1	5			
SUI D8	Subtract immediate from A	1	1	0	0	0	1	1	0	7	:	:	:	:	DCX D	Decrement DE Decrement HL	0	0	0	1	1				5			
SBI D8	Subtract immediate from A with borrow	1	1	0	1	,	1	1	0	7					DCX SP	Decrement Stack Pointer	ō	ŏ	1	1	i	o		i	5			
ANI DB XRI DB	AND immediate with A Exclusive OR immediate	1	1	1	0	0	1	1	0	7	•	•	•	0			REG	IST	RI	NOIF	ECT							
ORI 08	with A			1	0	1	1	1	0	7	•	٠	•	0	STAX B	Store A at ADDR in BC	0	0	0	0	0	0		0	7			
CPI D8	OR immediate with A Compare immediate with A				1	1	1	1	0	7	:	:	:	0	STAX D LDAX B	Store A at ADDR in DE Load A at ADDR in BC	0	0	0	0	1	0		0	7			
		AL	u -	ROT	ATE										LDAX D	Load A at ADDR in DE	0	0	٥	1	1	0	1	0	7			
RLC	Rotate A left, MSB to																		REC	_	_	_			_			
RRC	Rotate A right, LSB to	0 1	0	0	0	0	1	1	1	4				•	STA ADDR LDA ADDR	Store A direct	0	0	1	1	0	0		0	13 13			
AAL	Carry (B-bit1 Rotate A left through	0 1	0	0	0	1	,	1	1	4				٠	SHLD AODR	Store HL direct Load HL direct	0	0	1	0		, 0	1	0	16 16			
RAH	carry (9-bit) Rotate A right through	0 (0	0	1	0	1	1	1	4				•	LITED ADDIT		MOV	_							16			
nan	carry (9-bit)	0 (0	0	1	1	1	1	†	4					XCHG	Exchange DE and HL	MOV		- 013	116	, M	'						
			JU	МР												register pairs	1	1	1	0	1	0	1	1	4			
	Jump unconditional	1 '		0	0	0	0	1	1	10					XTHL	Exchange top of stack and HL	1	1	1	0	0	0	1	1	18			
JZ ADDR	Jump on not zero Jump on zero	1	t	0	0	1	0	1	0	10					SPHL PCHL	HL to Stack Pointer HL to Program Counter		1	1	0	1	0	0	1	5 5			
JNC ADDR JC ADDR	Jump on no carry Jump on carry	1 1		0	1	0	0	1	0	10							IN	PUT	/OU	TPU'		_						
JPO ADDR	Jump on parity odd Jump on parity even	1 1			0	0	0	1	0	10 10					IN A	Input	٠,	1	0	1	1	0	1	1	10		-	
JP ADDR	Jump on positive	1 1	1	1	1	0	0	1	0	10					OUT A EI	Output Enable interrupts	1	1	0	1	0	0	1	1	10			
3-W MUUH	Jump on minus	1 1		ı.	<u>'</u>	1_	0	<u>-</u>	0	10				-	DI RST A	Disable interrupts Restart	1	i	1	1	0	0	- 1	1	4			
CALL ADDR	Call unconditional		_		0		,	_						-	nal A	DESIGN 1		_	Α	A FO:	Α.	-1	_1	1	11			
CNZ ADDR	Call on not zero	1	1	0	0	0	1	0	0	17					CHA	C			LAN		_	_	_	_				
	Call on zero Call on no carry	1 1	,	0	1	0	1	0	0	11/17					STC	Complement A Set carry	0	0	1	1	0	1	1	1	4			1
	Call on carry Call on parity odd	1 1		0	0	0	1	0	0	11/17					DAA	Complement carry Decimal adjust A		0	1	0	0	1	1	1	4			Çγ •
CC ADDR		1 1	1	1	0	1	1	0	0	11/17					NOP HLT	No operation Halt	0	0	0	0	0	0		0	4 7			
CC ADDR CPO ADDR CPE ADDR	Call on parity even			;	1	1	ì	0	0	11/17				,	Notes		_	_	_	•	_	•		-				
CC ADDR CPO ADDR CPE ADDR CP ADDR	Call on parity even Call on positive Call on minus	1 1	,	•								_	_		¹ Operand Symb	ools used		20	44 0		~	۸.	~	C - I	010 D - 01	16-1	100 н	_
CC ADDR CPO ADDR CPE ADDR CP ADDR	Call on positive	1 '		URN												and the second s												
CC ADDR CPO ADDR CPE ADDR CP ADDR CM ADDR	Call on positive Call on minus	1 1 F	ET	URN 0					1	10						nt address or expression								11 A.				
CC ADDR CPO ADDR CPE ADDR CP ADDR CM ADDR RET RNZ	Call on positive Call on minus Return Return on not zero	1 1	ETO	URN 0 0	0	0	o	0	0	10 5/11 5/11					s · sou d · des	irce register itination register		1 3 _T	01L ₩0 p	– 11 ossit	0 Me ile cy	mor	y = 1 imes	11 A. (5/11) indicate			
CC ADDR CPO ADDR CPE ADDR CP ADDR CM ADDR CM ADDR RET RNZ RZ RNC	Call on positive Call on minus Return Return on not zero Return on zero Return on rot zero Return on no carry	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ETI	0 0 0 0	0	0 1 0	0	0	0	5/11 5/11 5/11					s - sou d - des PSW = Pro SP = Sta	rice register (tination register (cessor Status Word (ck Pointer		1 3 _T	01L ₩0 p	– 11 ossit	0 Me ile cy	mor	y = 1 imes	11 A. (5/11				
CC ADDR CPO ADDR CPE ADDR CP ADDR CM ADDR CM ADDR RET RNZ RZ RNC RC RPO	Call on positive Call on minus Return Return on not zero Return on not zero Return on no carry Return on carry Return on perity odd	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	I I	URN 0 0 0 0 0	0 1 1 0	0 1 0 1	0 0 0 0	0 0 0	0 0 0	5/11 5/11 5/11 5/11 5/11	•				s - sou d - des PSW = Pro SP = Sta D8 = 8-b	irce register (tination register (cessor Status Word (ck Pointer (ct data quantity, expression, or		3 _T	OTIL WO D ISTrue ags.	– 11 Hossit	O Me de cy cycl	rcle I	y = 1 imes	11 A. (5/11) indicate			
CC ADDR CPO ADDR CPO ADDR CPO ADDR CP ADDR CM ADDR CM ADDR RET RNZ RZ RNC RC RPO RPE RP	Call on positive Call on minus Return Return on not zero Return on no carry Return on no carry Return on carry	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ETO	0 0 0 0 0 0	0 0 1 1 0 0	0 1 0 1 0 1 0	0 0 0 0 0	0 0 0 0	0 0	5/11 5/11 5/11 5/11	•		-		s - sou d - des PSW = Pro SP = Sta D8 = 8-b cor D16 = 16-	rice register (tination register (cessor Status Word (ck Pointer) I	3 _T	OTL wo p struct ags. - ((2	- 11 HOSSING	O Me	mor rcle I es de	y = 1 imes ipend	11 A. (5/11) indicate			

One to five machine cycles (M_1-M_5) are required to execute an instruction. Each machine cycle involves the transfer of an instruction or data byte into the processor or a transfer of a data byte out of the processor (the sole exception being the double add instruction). The first one, two or three machine cycles obtain the instruction from the memory or an interrupting I/O controller. The remaining cycles are used to execute the instruction. Each machine cycle requires from three to five clock times (T_1-T_5). During $\phi_1 \cdot \text{SYNC}$ of each machine cycle, a status word that identifies the type of machine cycle is available on the data bus.


Execution times and machine cycles used for each type of instruction are shown below.

TIMES

INSTRUCTION CYCLE

INSTRUCTION	MACHINE CYCLES EXECUTED	CLOCK TIMES (MIN/MAX)
RST X and PUSH RP	PCR5 ① SPW3 ⑤ SPW3 ⑥	11
All CALL Instructions	PCR5 ① PCR3 ② PCR3 ② SPW3 ⑤ SPW3 ⑤	11/17
Conditional TURN Instructions	PCR5 ① SPR3 ④ SPR3 ④	5/11
RET Instruction	PCR4 ① SPR3 ④ SPR3 ④	10
XTHL	PCR4 ① SPR3 ④ SPR3 ④ SPW3 ⑤ SPW5 ⑤	18
DAD RP	PCR4 ① PCX3 ⊗ PCX3 ⊗	10
INR R; INX RP, DCR R; DCX RP; PCHL; MOV R, R; SPHL	PCR5 ①	5
All JUMP Instructions and LXI RP	PCR4 ① PCR3 ② PCR3 ②	10
POP RP	PCR4 ① SPR3 ④ SPR3 ④	10
LDA	PCR4 ① PCR3 ② PCR3 ② BBR3 ②	13
STA	PCR4 ① PCR3 ② PCR3 ② BBW3 ③	13
LHLD	PCR4 ① PCR3 ② PCR3 ② BBR3 ② BBR3 ③	16
SHLD	PCR4 ① PCR3 ② PCR3 ② BBW3 ③ BBW3 ③	16
STAX B	PCR4 ① BCW3 ③	7
STAX D	PCR4 ① DEW3 ③	7
LDAX B	PCR4 ① BCR3 ②	7
LDAX D	PCR4 ① DER3 ②	7
MOV R, M; ADD M; ADC M; SUB M; SB B M; ANA M; XRA M; ORA M; CMP M	PCR4 ① HLR3 ②	7
INR M and DCR M	PCR4 ① HLR3 ② HLW3 ③	10
MVIM	PCR4 ① PCR3 ② HLW3 ③	10
MVI R; ADI; ACI; SUI; SBI; ANI; XRI; ORI; CPI	PCR4 ① PCR3 ②	7
MOV M, R	PCR4 ① HLW3 ②	7
EI; DI ADD R; ADC R; SUB R; SBB R; ANA R; XRA R; ORA R; CMP R; RLC; RRC; RAL; RAR; DAA; CMA; STC; CMC; NOP; XCHG	PCR4 ①	4
OUT	PCR4 ① PCR3 ② ABW3 ⑦	10
IN	PCR4 (1) PCR3 (2) ABR3 (6)	10
HLT	PCR4 ① PCX3 ⑨	7

Machine Cycle Symbol Definition




Underlined (XXYZN) indicates machine cycle is executed if condition is True.

STATUS INFORMATION DEFINITION


	μισουοί			
SYMBOLS	DATA BUS BIT	DEFINITION		
INTA ①	D ₀	Acknowledge signal for INTERRUPT request. Signal should be used to gate a restart or CALL instruction onto the data bus when DBIN is active.		
WO	D ₁	Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function (WO = 0). Otherwise, a READ memory or INPUT operation will be executed.		
STACK	D ₂	Indicates that the address bus holds the pushdown stack address from the Stack Pointer.		
HLTA	D ₃	Acknowledge signal for HALT instruction.		
OUT	D4	Indicates that the address bus contains the address of an output device and the data bus will contain the output data when WR is active.		
M ₁	D ₅	Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instruction.		
INP ①	D ₆	Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when DBIN is active,		
MEMR ①	D ₇	Designates that the data bus will be used for memory read data.		

Note: ① These three status bits can be used to control the flow of data onto the $\mu \text{PD8080AF}$ data bus,

STATUS WORD CHART




µPD8080AF




PACKAGE OUTLINE μPD8080AFC

(PLASTIC)

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62 MAX	0.064 MAX
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
Ī	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
К	15.24 TYP	0.600 TYP
_	13.2 TYP	0.520 TYP
М	0.25 ^{+0.1} -0.05	0.010 ^{+0.004} -0.002






(CERAMIC)


ITÉM	MILLIMETERS	INCHES
Α	51,5 MAX	2.03 MAX
В	1.62 MAX	0.06 MAX
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN	0.04 MIN
G	3.2 MIN	0.13 MIN
Н	1.0 MIN	0.04 MIN
I	3.5 MAX	0.14 MAX
J	4.5 MAX	0.18 MAX
K	15.24 TYP	0.6 TYP
L	14.93 TYP	0.59 TYP
M	0.25 ± 0.05	0.01 ± 0.0019

Fast Page Mode Read Modify Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Fast Page Mode Byte Read Modify Write Cycle



Remarks 1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

CAS Before RAS Self Refresh Cycle (Only for the µPD42S18160)



Remark Address, WE, OE: Don't care L I/O, U I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh
When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please
perform CAS before RAS refresh as follows just before and after setting CAS before RAS self refresh.

 μ PD42S18160: 1,024 times within a 16 ms interval

(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh
When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh as follows just before and after setting CAS before RAS self refresh.

μPD42S18160: 1,024 times within a 16 ms interval


(3) If trass (MIN.) is not satisfied at the beginning of CAS before RAS self refresh cycles (tras < 100 μs), CAS before RAS refresh cycles will be executed one time.</p>

If 10 μ s < thas < 100 μ s, \overline{RAS} precharge time for \overline{CAS} before \overline{RAS} self refresh (thes) is applied. And refresh cycles as follows should be met.

μPD42S18160: 1,024 times within a 128 ms interval


For details, please refer to How to use DRAM User's Manual.

CAS Before RAS Refresh Cycle



Remark Address, WE, OE: Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle



Remark WE, OE: Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)

