



TEXAS INSTRUMENTS

9900

**TMS 9995
16-Bit Microcomputer**



MICROPROCESSOR SERIES™

Data Manual

TABLE OF CONTENTS

1. INTRODUCTION	1
1.1 Description	1
1.2 Key Features	1
2. ARCHITECTURE	1
2.1 Memory Allocation	1
2.2 TMS 9995 Organization	3
2.2.1 Arithmetic Logic Unit	5
2.2.2 Internal Registers	5
2.3 TMS 9995 Interfaces	8
2.3.1 TMS 9995 Memory Interface	8
2.3.2 TMS 9995 Interrupts	15
2.3.3 Communication Register Unit Interface	20
2.3.4 External Instructions	25
2.3.5 TMS 9995 Internal ALU/Other Operation Cycles	27
3. TMS 9995 PIN DESCRIPTION	27
4. TMS 9995 INSTRUCTION SET	31
4.1 Definition	31
4.2 Addressing Modes	31
4.2.1 Workspace Register Addressing, R	32
4.2.2 Workspace Register Indirect Addressing, *R	32
4.2.3 Workspace Register Indirect Auto Increment Addressing, *R+	32
4.2.4 Symbolic (Direct) Addressing, @LABEL	33
4.2.5 Indexed Addressing, @TABLE(R)	33
4.2.6 Immediate Addressing	33
4.2.7 Program Counter Relative Addressing	33
4.2.8 CRU Relative Addressing	34
4.3 Definition of Terminology	34
4.4 Status Register Manipulation	34
4.5 Instructions	34
4.5.1 Dual Operand Instructions with Multiple Addressing for Source and Destination Operand	34
4.5.2 Dual Operand Instructions with Multiple Addressing Modes for the Source Operand and Workspace Register Addressing for the Destination	39
4.5.3 Signed Multiply and Divide Instructions	40
4.5.4 Extended Operation (XOP) Instructions	41
4.5.5 Single Operand Instructions	42
4.5.6 CRU Multiple-Bit Instructions	43
4.5.7 CRU Single Bit Instructions	43
4.5.8 Jump Instructions	44
4.5.9 Shift Instructions	45
4.5.10 Immediate Register Instructions	45
4.5.11 Internal Register Load Immediate Instructions	46
4.5.12 Internal Register Load and Store Instructions	46
4.5.13 Return Workspace Pointer (RTWP) Instruction	46
4.5.14 External Instructions	47
4.5.15 Mid Interrupt Codes	47
4.6 Instruction Execution	47
4.6.1 Microinstruction Cycle	47
4.6.2 Execution Sequence	48
4.6.3 Instruction Execution Times	48

TABLE OF CONTENTS (Concluded)

5.	ELECTRICAL CHARACTERISTICS	54
5.1	Absolute Maximum Ratings	54
5.2	Recommended Operating Conditions	54
5.3	Electrical Characteristics	54
5.4	Clock Characteristics	55
5.4.1	Internal Clock Option	55
5.4.2	External Clock Option	55
5.5	Timing Requirements	56
5.6	Switching Characteristics	56
6.	MECHANICAL SPECIFICATIONS	61

LIST OF ILLUSTRATIONS

Figure 1	Word and Byte Formats	2
Figure 2	TMS 9995 Memory Map	2
Figure 3	TMS 9995 Block Diagram	3
Figure 4	TMS 9995 Flow Chart	4
Figure 5	Status Register Bit Assignments	5
Figure 6	Workspace Registers Usable As Index Registers	6
Figure 7	Workspace Pointer and Registers	7
Figure 8	TMS 9995 Memory Interface	8
Figure 9	TMS 9995 Memory Read Cycle	9
Figure 10	Memory Write Cycle	10
Figure 11	TMS 9995 Hold State	11
Figure 12	Decrementer Functional Block Diagram	12
Figure 13	Wait State Generation for External Memory, External CRU Cycles, and External Instruction Cycles	14
Figure 14	External Circuitry for Invoking/Inhibiting Automatic First Wait State Generation Feature	14
Figure 15	TMS 9995 Reset Signal Timing Relationships	17
Figure 16	TMS 9995 NMI Signal Timing Relationships	18
Figure 17	Functional Block Diagram of Internal Interrupt Request Latch	18
Figure 18	TMS 9995 CRU Interface	20
Figure 19	CRU Address Map	21
Figure 20	TMS 9995 CRU Input Cycle	22
Figure 21	TMS 9995 CRU Output Cycle	23
Figure 22	Single Bit CRU Address Development	24
Figure 23	LDCR/STCR Data Transfers	24
Figure 24	Pin Assignments	27
Figure 25	Internal Oscillator	55
Figure 26	External Oscillator	56
Figure 27	TMS 9995 Clock Timing	57
Figure 28	TMS 9995 Memory Interface Timing	57
Figure 29	TMS 9995 CRU External Instruction Timing	58
Figure 30	TMS 9995 <u>RESET</u> and NMI Timing	59
Figure 31	TMS 9995 <u>HOLD</u> Timing	59
Figure 32	TMS 9995 Interrupt Input Timing	59
Figure 33	TMS 9995 Event Counter Input Timing	59
Figure 34	Measurement Points for Switching Characteristics	60
Figure 35	Switching Characteristics Test Load Circuit	60

LIST OF TABLES

Table 1	Dedicated Workspace Registers	6
Table 2	Interrupt Level Data	15
Table 3	Flag Register Bit Definitions	26
Table 4	TMS 9995 External Instruction Codes	26
Table 5	TMS 9995 Pin Description	28
Table 6	Definition of Terminology	35
Table 7	Status Register Bit Definitions	36
Table 8	Execution Sequence Example	48
Table 9	Instruction Execution Times	50
Table 10	Operation Address Derivation	52
Table 11	Instruction Execution Time Examples	53

1. INTRODUCTION

1.1 DESCRIPTION

The TMS 9995 microcomputer is a single-chip 16-bit central processing unit (CPU) with 256 bytes of on-chip random access memory (RAM). A member of the TMS 9900 family of microprocessor and peripheral circuits, the TMS 9995 is fabricated using N-channel silicon-gate MOS technology. The rich instruction set of the TMS 9995 is based upon a unique memory-to-memory architecture that features multiple register files resident in memory. Memory-resident register files allow faster response to interrupts and increased programming flexibility. The inclusion of RAM, timer function, clock generator, interrupt interface, and a flexible flag register on-chip facilitates support of small system implementations.

All members of the TMS 9900 family of peripheral circuits are compatible with the TMS 9995. Providing a performance upgrade to the TMS 9900 microprocessor, the TMS 9995 instruction set is an opcode-compatible superset of the TMS 9900 processor family.

1.2 KEY FEATURES

- 16-Bit instruction word
- Memory-to-Memory architecture
- 65,536 byte/32,768 word directly addressable memory address space
- Minicomputer instruction set including signed multiply and divide instructions
- Multiple 16-word register files (Workspaces) residing in memory
- 256 bytes of on-chip RAM
- Separate memory and interrupt bus structures
- 8-Bit memory data bus
- 7 prioritized hardware interrupts
- 16 software interrupts (XOPS)
- Programmed and DMA I/O capability
- Serial I/O via communication register unit (CRU)
- On-chip time/event counter
- On-chip programmable flags (16)
- Macro instruction detection (MID) feature
- Automatic first wait state generation feature
- Single 5-volt supply
- 40-pin package
- N-Channel silicon gate MOS technology
- On-chip clock generator

2. ARCHITECTURE

2.1 MEMORY ALLOCATION

The basic word of the TMS 9995 architecture is 16 bits in length. These 16 bits are divided into 8-bit bytes for external memory in the manner shown in Figure 1. A word is, therefore, defined as two consecutive 8-bit bytes in memory. All words (instruction opcodes, operand addresses, word-length data, etc.) are restricted to even address boundaries, i.e., the most significant half, or 8 bits, resides at an even address and the least significant half resides at the subsequent odd address. Any memory access involving a full word that is directed by software to utilize an odd address will result in the word starting with this odd address minus one to be accessed.





FIGURE 1 – WORD AND BYTE FORMATS

The instruction set of the TMS 9995 allows both word and byte operations. Byte instructions may address either byte as necessary. A byte access of this type will not affect the other byte of the word involved since the other byte will not be accessed during the execution of the byte instruction.

The TMS 9995 memory map is shown in Figure 2. Shown are the locations in the memory address space for the Reset, NMI, other interrupt and XOP trap vectors, and the dedicated address segments for the on-chip RAM and the on-chip memory-mapped I/O.



NOTE: Addresses are byte addresses in hex

FIGURE 2 – TMS9995 MEMORY MAP

2.2 TMS 9995 ORGANIZATION

The block diagram of the TMS 9995 is shown in Figure 3. A flow chart, representative of the TMS 9995 functional operation, is shown in Figure 4.




FIGURE 3 – TMS9995 BLOCK DIAGRAM

2.2.1 Arithmetic Logic Unit

The arithmetic logic unit (ALU) is the computational component of the TMS 9995. It performs all arithmetic and logic functions required to execute instructions. The functions include addition, subtraction, AND, OR, exclusive OR, and complement. A separate comparison circuit performs the logic and arithmetic comparisons to control bits 0 through 2 of the status register. The ALU is arranged in two 8-bit halves to accommodate byte operations. Each half of the ALU operates on one byte of the operand. During word operand operations, both halves of the ALU function in conjunction with each other. However, during byte operand processing, results from the least significant half of the ALU are ignored. The most-significant half of the ALU performs all operations on byte operands so that the status circuitry used in word operations is also used in byte operations.

2.2.2 Internal Registers

The following three (3) internal registers are accessible to the user (programmer):

- Program Counter (PC)
- Status Register (ST)
- Workspace Pointer (WP)

2.2.2.1 Program Counter

The program counter (PC) is a 15-bit counter that contains the word address of the next instruction following the instruction currently executing. The microprocessor references this address to fetch the next instruction from memory and increments the address in the PC when the new instruction is executing. If the current instruction in the microprocessor alters the contents of PC, then a program branch occurs to the location specified by the altered contents of PC. All context switching (see Section 2.2.2.3.2) operations plus simple branch and jump instructions affect the contents of PC.

2.2.2.2 Status Register

The status register (ST) is a fully implemented 16-bit register that reports the results of program comparisons, indicates program status conditions, and supplies the arithmetic overflow enable and interrupt mask level to the interrupt priority circuits. Each bit position in the register signifies a particular function or condition that exists in the microprocessor. Figure 5 illustrates the bit position assignments. Some instructions use the status register to check for a prerequisite condition; others affect the values of the bits in the register; and others load the entire status register with a new set of parameters. Interrupts also modify the status register. The description of the instruction set later in this document details the effect of each instruction on the status register (see Section 3).

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ST0 L>	ST1 A>	ST2 EQ	ST3 C	ST4 OV	ST5 OP	ST6 X	ST7 *	ST8 *	ST9 *	ST10 OV EN †	ST11 *	INTERRUPT MASK			

* ST7, ST8, ST9, and ST11 are not used in the TMS9995, but still physically exist in the register. These bits could therefore be used as flag bits, but software portability should be kept in mind when doing so as these bits are defined in other 9900 microprocessor family and 990 minicomputer family products.

† Do not allow the overflow Interrupt Enable bit (ST10 OV EN) to be set to 1 as the arithmetic overflow is not functional on current devices. This will be corrected at a later date.

L>	: Logical Greater Than	C	: Carry Out	X	: XOP In Progress
A>	: Arithmetic Greater Than	OV	: Overflow	OV EN	: Overflow Interrupt Enable
EQ	: Equal/TB Indicator	OP	: Parity (Odd No. of Bits)		


FIGURE 5 – STATUS REGISTER BIT ASSIGNMENTS

2.2.2.3 Workspace

The TMS 9995 uses blocks of memory words called workspaces for instruction operand manipulation. A workspace occupies 16 contiguous words in any part of memory that is not reserved for other use. The individual workspace registers may contain data or address, or function as operand registers, accumulators, address registers, or index registers. Some workspace registers take on special significance during execution of certain instructions. Table 1 lists each of these dedicated workspace registers and the instructions that use them. Figure 6 defines the workspace registers that are allowed to be used as index registers.

TABLE 1 – DEDICATED WORKSPACE REGISTERS

REGISTER NO.	CONTENTS	USED DURING
0	Shift count (optional) Multiplicand and MSW of result MSW of dividend and quotient	Shift instructions (SLA, SRA, SRC, and SLC) Signed Multiply Signed Divide
1	LSW of result LSW of dividend and remainder	Signed Multiply Signed Divide
11	Return Address Effective Address	Branch and Link Instruction (BL) Extended Operation (XOP)
12	CRU Base Address	CRU instructions (SBO, SBZ, TB, LDCR, and STCR)
13	Saved WP register	Context switching (BLWP, RTWP, XOP, interrupts)
14	Saved PC register	Context switching (BLWP, RTWP, XOP, interrupts)
15	Saved ST register	Context switching (BLWP, RTWP, XOP, interrupts)



NOTE: The WP register contains the address of workspace register zero.

FIGURE 6 – WORKSPACE REGISTERS USABLE AS INDEX REGISTERS

2.2.2.3.1 Workspace Pointer

To locate the workspace in memory, a hardware register called the workspace pointer (WP) is used. The workspace pointer is a 16-bit register that contains the memory address of the first word in the workspace. The address is left-justified with the 16th bit (LSB) hardwired to logic zero. The TMS 9995 accesses each register in the workspace by adding twice the register number to the contents of the workspace pointer and initiating a memory request for that word. Figure 7 illustrates the relationship between the workspace pointer and its corresponding workspace in memory.




FIGURE 7 – WORKSPACE POINTER AND REGISTERS

For instructions performing byte operations, use of the workspace register addressing mode (see Section 3.2) will result in the most significant byte of the workspace register involved to be used as the operand for the operation. Since the workspace is also addressable as a memory address, the least significant byte may be directly addressed using any one of the general memory addressing modes.

2.2.2.3.2 Context Switching

The workspace concept is particularly valuable during operations that require a context switch, which is a change from one program environment to another, as in the case of a subroutine or an interrupt service routine. Such an operation using a conventional multi-register arrangement requires that at least part of the contents of the register

file be stored and reloaded using a memory cycle to store or fetch each word. The TMS 9995 accomplishes this operation by changing the workspace pointer. A context switch requires only three store cycles and two fetch cycles, exchanging the program counter, status register and workspace pointer. After the switch, the workspace pointer contains the starting address of a new 16-word workspace in memory for use in the new routine. A corresponding time saving occurs when the original context is restored. Instructions in the TMS 9995 that result in a context switch include: Call subroutine (BLWP), Return from Subroutine (RTWP) and the Extended Operation (XOP) instruction. All interrupts also cause a context switch by forcing the TMS 9995 to trap to a service subroutine.

2.3 TMS 9995 INTERFACES

Each TMS 9995 system interface uses one or more of the signals from one or more of the signal groupings given in the pin description list in Section 3. Each interface is described in detail in the following paragraphs.

2.3.1 TMS 9995 Memory Interface

The signals used in the TMS 9995 interface to system memory are shown in Figure 8.





FIGURE 8 – TMS9995 MEMORY INTERFACE

2.3.1.1 External Memory Address Space

The details of memory accesses that are external to the TMS 9995 (off-chip accesses) are given in the following paragraphs. (See Figure 2 for the addresses that are in the external memory-address space.)

2.3.1.1.1 Memory Read Operations

To perform a memory read operation, the TMS 9995 first outputs the appropriate address on A0-A14 and A15/CRUOUT, and asserts $\overline{\text{MEMEN}}$. The TMS 9995 then places its data bus drivers in the high impedance state, asserts $\overline{\text{DBIN}}$, and then reads in the data byte. Completion of the memory read cycle and/or generation of Wait states is determined by the $\overline{\text{READY}}$ input as detailed in Section 2.3.1.3. Timing relationships of the memory read sequence are shown in Figure 9. Note that $\overline{\text{MEMEN}}$ remains active (low) between consecutive memory operations.



NOTES:

- ① Valid address
- ② In input mode (drivers @ High-Z)
- ③ Memory Read Data must be valid at CLKOUT edge indicated
- ④ IAQ/HOLDA will only be asserted during memory read cycles if an instruction opcode is being read (timing shown is for an instruction fetch from external memory —, i.e., two consecutive byte reads).

FIGURE 9 – TMS9995 MEMORY READ CYCLE

Although not explicitly shown in Figure 9, reading a word (two 8-bit bytes) from external memory requires two memory read cycles that occur back-to-back (a Hold state request will not be granted between cycles). If an instruction directs that a byte read from external memory is to be performed, only the byte specifically addressed will be read (one memory read cycle). External words are accessed most-significant (even) byte first, followed by the least-significant (odd) byte.

During memory read cycles in which an instruction opcode is being read, IAQ/HOLDA is asserted as shown in Figure 9. Note that since an instruction opcode is a word in length, IAQ/HOLDA remains asserted between the two byte read operations involved when an instruction opcode is read from the external memory address space.

2.3.1.1.2 Memory Write Operations

To perform a memory write operation, the TMS 9995 first outputs the appropriate address on A0-A14 and A15/CRUOUT, and asserts MEMEN. The TMS 9995 then outputs the data byte being written to memory on pins D0 through D7, and then asserts WE/CRUCLK. Completion of the memory write cycle and/or generation of Wait states is determined by the Ready input as detailed in Section 2.3.1.3. Timing relationships of the memory write sequence are shown in Figure 10. Note that MEMEN remains active (low) between consecutive memory operations.





FIGURE 10 – TMS9995 MEMORY WRITE CYCLE

Writing a word (two 8-bit bytes) to external memory requires two memory write cycles that occur back-to-back. (A Hold state request will not be granted between cycles.) If an instruction directs that a byte write to external memory is to be performed, only the byte specifically addressed will be written (one memory write cycle). External words are accessed most-significant (even) byte first followed by the least-significant (odd) byte.

2.3.1.1.3 Direct Memory Access

The TMS 9995 Hold state allows both external devices and the TMS 9995 to share a common external memory. To gain direct memory access (DMA) to the common memory, the external device first requests the TMS 9995 to enter a Hold state by asserting (taking low) the $\overline{\text{HOLD}}$ input. The TMS 9995 will then enter a Hold state following completion of the cycle (either memory, CRU, external Instruction, or internal ALU cycles) that it is currently performing. Note, however, that a Hold state is not entered between the first and second byte accesses of a full word in the external memory address space, and a Hold state is not entered between the first and second clock cycles of a CRU cycle.

Upon entry of a Hold state, the TMS 9995 puts its address, data, $\overline{\text{DBIN}}$, and $\overline{\text{WE/CRUCLK}}$ drivers in the high impedance mode, and asserts $\overline{\text{IAQ/HOLDA}}$. The external device can then utilize these signal lines to communicate with the common memory. After the external device has completed its memory transactions, it releases $\overline{\text{HOLD}}$, and the TMS 9995 continues instruction execution at the point where it had been suspended. Timing relationships for this sequence are shown in Figure 11.



NOTES:

- ① Cycle before the hold state could have been memory (with any number of wait states), CRU, external instruction, or internal ALU
- ② $\overline{\text{HOLD}}$ must be valid at last low-to-high CLKOUT transition of a cycle for next low-to-high CLKOUT transition to begin a hold state
- ③ In high-impedance mode (output drivers)
- ④ Next cycle will begin after first low-to-high CLKOUT transition at which $\overline{\text{HOLD}}$ is high

FIGURE 11 – TMS9995 HOLD STATE

To allow DMA loading of external memory on power-up, the TMS 9995 does not begin instruction execution after a Reset state until $\overline{\text{HOLD}}$ has been removed if $\overline{\text{HOLD}}$ was active (low) at the time $\overline{\text{RESET}}$ was taken from low to high ($\overline{\text{RESET}}$ released).

External devices cannot access the internal (on-chip) memory address space of the TMS 9995 when it is in the Hold state.

Since IAQ (Instruction Opcode Acquisition) and $\overline{\text{HOLDA}}$ (Hold Acknowledge) are multiplexed on a single signal, IAQ/ $\overline{\text{HOLDA}}$, this signal must be gated with $\overline{\text{MEMEN}}$ using external logic to separate IAQ and $\overline{\text{HOLDA}}$. When $\overline{\text{MEMEN}} = 0$, IAQ/ $\overline{\text{HOLDA}}$ can indicate IAQ, and when $\overline{\text{MEMEN}} = 1$, IAQ/ $\overline{\text{HOLDA}}$ can indicate $\overline{\text{HOLDA}}$.

2.3.1.2 Internal Memory Address Space

Access of the internal (on-chip) memory address space is transparent to the TMS 9995 instruction set. That is, operands can be read from and written into locations in the internal memory space simply by using the appropriate addresses via any of the addressing modes in the TMS 9995 instruction set, and instructions can even be executed from the internal memory space by loading the appropriate address into the program counter of the TMS 9995.

The TMS 9995 indicates to the external world when these internal memory address space accesses are occurring by asserting the same signals used for accessing external memory (see Figure 8) in a manner very similar to an external memory address space access. There are a few differences in these cycles, however, and these differences are detailed in the following paragraphs.

When performing an internal memory address space access, the TMS 9995 outputs the same signals that it would for an external memory space access, with the same timing (see Figures 9 and 10) except for the following:

- (1) A single cycle (read or write) is output as both internal bytes are accessed simultaneously. (Externally, it appears as though a single byte memory access cycle to an internal address is occurring.)
- (2) The cycle always has no Wait states, and the READY input is ignored by the TMS 9995 (see Section 2.3.2.3).
- (3) During read cycles, the data bus (D0-D7) output drivers are put in the high-impedance mode. During write cycles, the data bus outputs non-specific data.

During read cycles to the internal memory address space, the TMS 9995 does not make the read data available to the external world. If an instruction is executed from the internal memory address space, IAQ/HOLDA is still asserted, but only during the one read cycle shown externally while the full word is read internally.

When in a Hold state, external devices are not able to access the internal memory address space.


2.3.1.2.1 Internal RAM

The 256 bytes of internal random-access read/write memory (RAM), the memory addresses of which are shown in Figure 2, are organized internally as 128 16-bit words. Since the TMS 9995 has 16-bit internal data paths, two 8-bit bytes are accessed each time a memory access is made to the internal RAM.

Byte accesses are transparent to the internal RAM. That is, when an instruction addresses a byte in the internal RAM, the TMS 9995 will: (1) read the entire word but only use the byte specifically addressed for a read operation and, (2) only write to the specifically addressed byte and not alter the contents of the other byte in the word during a write operation.

2.3.1.2.2 Decrementer (Timer/Event Counter)

Accessible via one of the word addresses (see Figure 2) of the internal memory-mapped I/O address space is the decrementer. The on-chip decrementer logic can function as a programmable real-time clock, an event timer, or as an external event counter. A block diagram of the decrementer that is representative of its functional operation (but not necessarily representative of its specific logic implementation) is shown in Figure 12.



NOTE: FLAG0 and FLAG1 are bits in the Flag Register

FIGURE 12 – DECREMETER FUNCTIONAL BLOCK DIAGRAM

The decremter is configured as either a timer or an event counter using bit FLAG0 of the internal Flag register. The decremter is enabled/disabled using bit FLAG1 of the internal Flag register. (See Section 2.3.3.2.1 for details of the Flag register and accessing the bits in it.) When FLAG0 is set to zero, the decremter will function as a timer. When FLAG0 is set to one, the decremter will function as an event counter. When FLAG1 is set to zero, the decremter is disabled and will not be allowed to decrement and request level 3 interrupt traps. When FLAG1 is set to one, the decremter is enabled and will decrement and request level 3 interrupt traps. It should be noted that when the decremter is configured as a timer, $\overline{\text{INT4/EC}}$ will be usable as an external interrupt level 4 trap request. When the decremter is configured as an event counter, $\overline{\text{INT4/EC}}$ is the input for the "event counter" pulses, and an interrupt level 4 trap request input is no longer available externally or internally.

The general operation of the decremter is as follows. FLAG0 of the Flag register is first set to select the desired mode of operation. The desired start count is then loaded into the Starting Count Storage Register by performing a memory write of the count word to the dedicated internal memory mapped I/O address of the decremter. (This also loads the Decrementing Register with the same count.) The decremter is then enabled and allowed to start decrementing by setting FLAG1 of the Flag Register to one. (Both FLAG0 and FLAG1 are set to zero when the TMS 9995 is reset. (See Section 2.3.2.1.1.) When the count in the Decrementing Register reaches zero, the level 3 internal interrupt request latch is set (see Section 2.3.2.2.3), the Decrementing Register is reloaded from the Starting Count Storage Register, and decrementing continues. Note that writing a start count of 0000₁₆ to the decremter will disable it.

When configured as a timer, the decremter functions as a programmable real-time clock by decreasing the count in the Decrementing Register by one for each fourth CLKOUT cycle. Loading the decremter with the appropriate start count causes an interrupt to be requested every time the count in the Decrementing Register reaches zero. The decremter can also be used as an event timer when configured as a timer by reading the decremter (which is accomplished by performing a memory read from the dedicated internal memory mapped I/O address of the decremter) at the start and stop points of the event of interest and comparing the two values. The difference will be a measurement of the elapsed time.

When configured as an event counter, operation is as previously discussed except that each high-to-low transition on $\overline{\text{INT4/EC}}$ will cause the Decrementing Register to decrement. These $\overline{\text{INT4/EC}}$ high-to-low transitions can be asynchronous with respect to CLKOUT. Note that $\overline{\text{INT4/EC}}$ can function as a negative edge-triggered interrupt by loading a start count of one.


The decremter should always be accessed as a full word (two 8-bit bytes). Reading a byte from the decremter does not present a problem since only the byte specifically addressed will be read. Writing a single byte to either of the bytes of the decremter will result in the data byte being written into the byte specifically addressed and random bits being written into the other byte of the decremter.

2.3.1.3 Wait State Generation


Wait states can be generated for external memory cycles, external CRU cycles and external instruction cycles for the TMS 9995 using the READY input. A Wait state is defined as extension of the present cycle by one CLKOUT cycle. The timing relationships of the READY input to the memory interface and the CRU interface signals are shown in Figure 13. Note that Wait states cannot be generated for memory cycles that access the internal memory address space or for CRU cycles that access the internal CRU address space, as the READY input will be ignored during these cycles.

The Automatic First Wait State Generation feature of the TMS 9995 allows a Wait state to be inserted in each external memory cycle, regardless of the READY input, as shown in Figure 13. The Automatic First Wait State Generation feature can be invoked when $\overline{\text{RESET}}$ is asserted. If READY is active (high) when $\overline{\text{RESET}}$ goes through a low-to-high transition, the first Wait state in each external memory cycle will be automatically generated. If READY is inactive (low) when $\overline{\text{RESET}}$ goes through a low-to-high transition, no Wait state will be inserted automatically in each external memory cycle. There is a one and one-half CLKOUT cycle time minimum setup time requirement on READY before the $\overline{\text{RESET}}$ low-to-high transition. The recommended external circuitry for invoking or inhibiting the Automatic First Wait State Generation feature is shown in Figure 14. Note that this feature does not apply to internal memory address space accesses, external instruction cycles, or any CRU cycles. Wait states cannot be generated during internal ALU/other operation cycles. The READY input is ignored during these cycles.

MEMORY CYCLES:



CRU CYCLES AND EXTERNAL INSTRUCTION CYCLES:



NOTES:

- ① First sample time of READY in cycle
 - ② Second sample time of READY in cycle. Additional wait states can be generated by keeping READY low at this and subsequent sample times.
- XXXX denotes "don't care"

FIGURE 13 – WAIT STATE GENERATION FOR EXTERNAL MEMORY, EXTERNAL CRU CYCLES, AND EXTERNAL INSTRUCTION CYCLES




FIGURE 14 – EXTERNAL CIRCUITRY FOR INVOKING/INHIBITING AUTOMATIC FIRST WAIT STATE GENERATION FEATURE

2.3.2 TMS 9995 Interrupts

The TMS 9995 implements seven prioritized, vectored interrupts, some of which are dedicated to predefined functions and the remaining are user-definable. Table 2 defines the source (internal or external), assignment, priority level, trap vector location in memory, and enabling/resulting status register interrupt mask values for each interrupt.

TABLE 2 – INTERRUPT LEVEL DATA

PRIORITY LEVELS (In Order of Priority)	VECTOR LOCATION (Memory Address, In Hex)	MASK VALUES TO ENABLE ACCEPTING THE INTERRUPT (ST12 THRU ST15)	MASK VALUE AFTER TAKING THE INTERRUPT (ST12 THRU ST15)	SOURCE AND ASSIGNMENT
0 (Highest Priority)	0000	0 ₁₆ thru F ₁₆ (see Note 1)	0000	External: Reset (RESET Signal)
MID	0008 (see Note 2)	0 ₁₆ thru F ₁₆ (see Note 1)	0001 (see Note 2)	Internal: MID
NMI	FFFC	0 ₁₆ thru F ₁₆ (see Note 1)	0000	External: User-defined (NMI Signal)
1	0004	1 ₁₆ thru F ₁₆	0000	External: User-defined (INT1 Signal)
2 (see Note 5)	0008 (see Note 2)	2 ₁₆ thru F ₁₆ (see Note 3)	0001 (see Note 2)	Internal: Arithmetic Overflow
3	000C	3 ₁₆ thru F ₁₆	0002	Internal: Decrementer
4	0010	4 ₁₆ thru F ₁₆	0003	External: User-defined (INT4/EC Signal; see Note 4).

- NOTES:
- Level 0, MID, and NMI cannot be disabled with the Interrupt Mask.
 - MID and Level 2 use the same trap vector and change the Interrupt Mask to the same value.
 - Generation of a Level 2 request by an Arithmetic Overflow condition (ST4 set to 1) is also enabled/disabled by bit ST10 of the Status Register.
 - INT4/EC is not an input for Level 4 interrupt trap requests (Level 4 is not usable) when the Decrementer is configured as an Event Counter.
 - Priority Level 2 Internal Arithmetic Overflow should not be used as the arithmetic overflow is not functional on current devices. This will be corrected at a later date.

The TMS 9995 will grant interrupt requests only between instructions (except for Level 0 Reset), which will be granted whenever it is requested, i.e., in the middle of an instruction). The TMS 9995 performs additional functions for certain interrupts, and these functions will be detailed in subsequent sections. The basic sequence that the TMS 9995 performs to service all interrupt requests is as follows:

- Prioritize all pending requests and grant the request for the highest priority interrupt that is not masked by the current value of the interrupt mask in the status register or the instruction that has just been executed. (See Section 4.5 for these instructions.)
- Make a context switch using the trap vector specified for the interrupt being granted.
- Reset ST7 through ST11 in the status register to zero, and change the interrupt mask (ST12 through ST15) as appropriate for the level of the interrupt being granted.
- Resume execution with the instruction located at the new address contained in the PC, and using the new WP. All interrupts will be disabled until after this first instruction is executed, unless: (a) RESET is requested, in which case it will be granted, or (b) the interrupt being granted is the MID request and the NMI interrupt is requested simultaneously (in which case the NMI request will be granted before the first instruction indicated by the MID trap vector is executed.)

This sequence has several important characteristics. First of all, for those interrupts that are maskable with the interrupt mask in the status register, the mask will get changed to a value that will permit only interrupts of higher priority to interrupt their service routines. Secondly, status bit ST10 (overflow interrupt enable) is reset to zero by the servicing of any interrupt so that overflow interrupt requests cannot be generated by an unrelated program segment. Thirdly, the disabling of other interrupts until after the first instruction of the service routine is executed permits the routine to disable other interrupts by changing the interrupt mask with the first instruction. (The exception with MID and NMI is explained in Section 2.3.2.2.1.) Lastly, the vectoring and prioritizing scheme of the TMS 9995 permits interrupts to be automatically nested in most cases. If a higher priority interrupt occurs while in an interrupt service routine, a second context switch occurs to service the higher priority interrupt. When that routine is complete, a return instruction (RTWP) restores the saved context to complete processing of the lower priority interrupt. Interrupt routines should, therefore, terminate with the return instruction to restore original program parameters.

Additional details of the TMS 9995 interrupts are supplied in the following paragraphs.

2.3.2.1 External Interrupt Requests

Each of these interrupts is requested when the designated signal is supplied to the TMS 9995.

2.3.2.1.1 Interrupt Level 0 ($\overline{\text{RESET}}$)


Interrupt Level 0 is dedicated to the $\overline{\text{RESET}}$ input of the TMS 9995. When active (low), $\overline{\text{RESET}}$ causes the TMS 9995 to stop instruction execution and to inhibit (take to logic level high) $\overline{\text{MEMEN}}$, $\overline{\text{DBIN}}$, and $\overline{\text{WE/CRUCLK}}$. The TMS 9995 will remain in this Reset state as long as $\overline{\text{RESET}}$ is active.

When $\overline{\text{RESET}}$ is released (low-to-high transition), the TMS 9995 performs a context switch with the Level 0 interrupt trap vector (WP and PC of trap vector are in memory word addresses 0000₁₆ and 0002₁₆, respectively.) Note that the old WP, PC and ST are stored in registers 13, 14, and 15 of the new workspace. The TMS 9995 then resets all status register bits, the internal interrupt request latches (see Sections 2.3.2.1.3 and 2.3.2.2.3 for details of these latches), Flag Register bits FLAG0 and FLAG1 (see Section 2.3.3.2.1 for details of the Flag Register), and the MID Flag (see Section 2.3.3.2.2). After this, the TMS 9995 starts execution with the new PC.

If HOLDA is active (high) due to $\overline{\text{HOLD}}$ being active (low) when $\overline{\text{RESET}}$ becomes active, $\overline{\text{RESET}}$ will cause HOLDA to be released (taken low) at the same time as $\overline{\text{MEMEN}}$, $\overline{\text{DBIN}}$, and $\overline{\text{WE/CRUCLK}}$ are taken inactive (high). $\overline{\text{HOLD}}$ can remain active as long as $\overline{\text{RESET}}$ is active and HOLDA will not be asserted. If $\overline{\text{HOLD}}$ is active when $\overline{\text{RESET}}$ is released (low-to-high transition), HOLDA will be asserted before the $\overline{\text{RESET}}$ context switch occurs and the TMS 9995 will remain in this hold state until $\overline{\text{HOLD}}$ is released. This $\overline{\text{RESET}}$ and $\overline{\text{HOLD}}$ priority scheme facilitates DMA loading of external RAM upon power-up.

Timing relationships of the $\overline{\text{RESET}}$ signal are shown in Figure 15.

Release of the $\overline{\text{RESET}}$ signal is also the time at which the Automatic First Wait State function of the TMS 9995 can be invoked (see Section 2.3.1.3).



NOTES:

- ① Don't care XXX indicates that any type of TMS9995 cycle can be taking place
- ② $\overline{\text{RESET}}$ is sampled at every high-to-low CLKOUT transition
- ③ $\overline{\text{RESET}}$ is required to be active (low) for a minimum of four samples to initiate the sequence. The context switch would begin one CLKOUT cycle after ③ if $\overline{\text{RESET}}$ were inactive (high) at ③ .
- ④ The context switch using the Reset trap vector begins one CLKOUT cycle after $\overline{\text{RESET}}$ is sampled as having returned to the inactive (high) level.


FIGURE 15 – TMS9995 RESET SIGNAL TIMING RELATIONSHIPS

2.3.2.1.2 Non-Maskable Interrupt ($\overline{\text{NMI}}$)

The $\overline{\text{NMI}}$ signal is the request input for the NMI level interrupt and allows ROM loaders, single-step/breakpoint/maintenance panel functions, or other user-defined functions to be implemented for the TMS 9995. This signal and its associated interrupt level are named "LOAD" in previous 9900 family products.

$\overline{\text{NMI}}$ being active (low) according to the timing illustrated in Figure 16 constitutes a request for the NMI level interrupt. The TMS 9995 services this request exactly according to the basic sequence previously described, with the priority level, trap vector location, and enabling/resulting status register interrupt mask values as defined in Table 2. Note that the TMS 9995 will always grant a request for the NMI level interrupt immediately after execution of the currently executing instruction is completed since NMI is exempt from the interrupt-disabling-after-execution characteristic of certain instructions and also the current value of the interrupt mask.

It should also be noted that the TMS 9995 implements four bytes of its internal RAM at the memory address of the NMI vector. This allows usage of the NMI level in minimum-chip TMS 9995 systems. It also requires, however, that this vector must be initialized, upon power-up, before the NMI level interrupt can be requested.



NOTES:


- ① \overline{NMI} is sampled at every high-to-low CLKOUT transition
- ② To be recognized, \overline{NMI} must be active (low) at the end of an instruction. Since instructions are variable in length, the minimum active time for \overline{NMI} is variable according to the instruction being executed. Shown by ② is the last possible time that \overline{NMI} must be recognized at or by before execution of the next instruction will commence. The \overline{NMI} context switch begins three CLKOUT cycles after execution of the current instruction is complete.
- ③ After an \overline{NMI} context switch sequence has been initiated, \overline{NMI} can remain active (low) indefinitely without causing consecutive \overline{NMI} trap requests. To enable another \overline{NMI} trap request, \overline{NMI} must be taken inactive (high) and be sampled at least once at the inactive level.

FIGURE 16 – TMS9995 NMI SIGNAL TIMING RELATIONSHIPS

2.3.2.1.3 Interrupt Levels 1 and 4 ($\overline{INT1}$ and $\overline{INT4/EC}$)

The $\overline{INT1}$ and $\overline{INT4/EC}$ signals are the request inputs for the Level 1 and Level 4 interrupts, respectively. (Note that if the decremter is configured as an event counter, $\overline{INT4/EC}$ is no longer a Level 4 interrupt request input, however. See Section 2.3.1.2.2). Levels 1 and 4 are maskable, user-definable interrupts.

The $\overline{INT1}$ and $\overline{INT4/EC}$ interrupt inputs can accept either asynchronous pluses or asynchronous levels as input signals. An internal interrupt request latch stores the occurrence of a pulse. A block diagram of the TMS 9995 internal logic for these request latches that is representative of their functional operation (but not necessarily representative of their specific logic implementation) is shown in Figure 17. Note that with this implementation only a single interrupt source is allowed if the input signal is a pulse, but multiple interrupt sources can be wired-ORed together provided that each source supplies a level as the input signal. (The levels are then removed one at a time by a hardware/software mechanism activated by the interrupt subroutine as each interrupting source is serviced by the subroutine.)



NOTES:

- ① A separate latch and synchronizer is implemented for Level 1 ($\overline{INT1}$) and Level 4 ($\overline{INT4/EC}$). For Level 1, the input shown here is directly from the $\overline{INT1}$ pin. For Level 4 the input shown here is from the gating shown in Figure 12.

FIGURE 17 – FUNCTIONAL BLOCK DIAGRAM OF INTERNAL INTERRUPT REQUEST LATCH

The TMS 9995 services each of these requests exactly according to the basic sequence previously described with the priority levels, trap vector locations, and enabling/resulting status register interrupt mask values as defined in Table 2. Each internal interrupt request latch will get reset when the context switch for its associated interrupt level occurs.

2.3.2.2 Internally Generated Interrupts

Each of these interrupts is requested when the designated condition has occurred in the TMS 9995.

2.3.2.2.1 Macro Instruction Detection (MID) Interrupt

The acquisition and attempted execution of an MID interrupt opcode will cause the MID level interrupt to be requested before execution of the next instruction begins (MID interrupt opcodes are defined in Section 4.5.15). In addition to requesting the MID level interrupt, the MID flag is set to one "1" (see Section 2.3.3.2.2). The TMS 9995 services this request exactly according to the basic sequence previously described, with the priority level, trap vector location, and enabling/resulting status register interrupt mask values as defined in Table 2. Note that the TMS 9995 will always grant a request for the MID level interrupt since MID is not affected by the interrupt mask and is higher in priority than any other interrupt except for Level 0, Reset. If the NMI interrupt is requested during an MID interrupt context switch, the MID interrupt context switch will be immediately followed by the NMI interrupt service sequence before the first instruction indicated by the MID interrupt is executed. This is done so that the NMI interrupt can be used for a single-step function with MID opcodes. Servicing the MID interrupt request is viewed as "execution" of an MID interrupt opcode. NMI allows the TMS 9995 to be halted immediately after encountering an MID opcode.

It should also be noted that the MID interrupt shares its trap vector with Level 2, the Arithmetic Overflow interrupt. (See Section 2.3.2.2.2.) The interrupt subroutine beginning with the PC of this vector should examine the MID Flag to determine the cause of the interrupt. If the MID Flag is set to "1", an MID interrupt has occurred, and if the MID Flag is set to "0", an Arithmetic Overflow interrupt has occurred. The portion of this interrupt subroutine that handles MID interrupts should always, before returning from the subroutine, reset the MID Flag to "0".

The MID interrupt has basically two applications. The MID opcodes can be considered to be illegal opcodes. The MID interrupt is then used to detect errors of this nature. The second, and primary application of the MID interrupt, is to allow the definition of additional instructions for the TMS 9995. MID opcodes are used as the opcodes for these macro instructions. Software in the MID interrupt service routine emulates the execution of these instructions. The benefit of this implementation of macros is that the macro instructions can be implemented in microcode in future processors and software will then be directly transportable to these future processors.

Note that the TMS 9995 interrupt request processing sequence does create some difficulties for re-entrant usage of MID interrupt macro instructions. In general, to avoid possible errors, MID interrupt macro instructions should not be used in the NMI and Level 1 interrupt subroutines, and should only be used in the Reset subroutine if Reset is a complete initialization of the system.

2.3.2.2.2 Arithmetic Overflow Interrupt

As the arithmetic overflow as described in this sub-section is not functional on current devices, the arithmetic overflow interrupt ST10 should not be enabled. This will be corrected at a later date.

The occurrence of an arithmetic overflow condition, defined as status register bit 4 (ST4) getting set to one (see Table 7. for those conditions that set ST4 to one), can cause the Level 2 interrupt to be requested. Note that this request will be granted immediately after the instruction that caused the overflow condition. The TMS 9995 services this request exactly according to the basic sequence previously described with the priority level, trap vector location, and enabling/resulting status register interrupt mask values as defined in Table 2.

In addition to being maskable with the interrupt mask, the Level 2 overflow interrupt request is enabled/disabled by status register bit 10 (ST10), the Arithmetic Overflow Enable Bit (i.e., ST10 = 1 enables overflow interrupt request; ST10 = 0 disables overflow interrupt request). If servicing the overflow interrupt request is temporarily overridden by servicing of a higher priority interrupt, the occurrence of the overflow condition will be retained in the contents of the status register, i.e., ST4 = 1, which is saved by the higher priority context switch. Returning from the higher priority interrupt subroutine via an RTWP instruction causes the overflow condition to be re-loaded into status register bit ST4 and the overflow interrupt to be requested again (upon completion of RTWP instruction). The arithmetic overflow interrupt subroutine must reset ST4 or ST10 to zero in the status word saved in register 15 before the routine is complete to prevent generating another overflow interrupt immediately after the return.

It should also be noted that the Level 2 arithmetic overflow interrupt shares its trap vector with the MID interrupt. Section 2.3.2.2.1 describes how the interrupt subroutine beginning with the PC of this vector can determine the cause of the interrupt.

2.3.2.2.3 Decrementer Interrupt

The occurrence of an interrupt request by the decrementer (see Section 2.3.1.2.2) will cause the Level 3 internal interrupt request latch to get set. This latch is similar to those for Levels 1 and 4 in that it is reset by servicing a Reset interrupt or when the context switch for its associated interrupt level occurs (Figure 17).

The Level 3 internal interrupt request latch being set constitutes a request for a Level 3 interrupt, and the TMS 9995 services this request exactly according to the basic sequence previously described with the priority level, trap vector location, and enabling/resulting status register interrupt mask values as defined in Table 2.

2.3.3 Communication Register Unit Interface


The TMS 9995 accomplishes bit I/O of varying field width through the use of the Communications Register Unit (CRU). In applications demanding a bit-oriented I/O interface, the CRU performs its most valuable act: transferring a specified number of bits to or from memory and a designated device. Thus, the CRU is simply a linking mechanism between memory and peripherals.

Acting as a shift register, the CRU is a separate hardware structure of the TMS 9995 microprocessor. This structure can serially transfer up to 16 bits of data between the CPU and a specified device in a single operation. The 32768-bit CRU address space may be divided into any combination of devices, each containing any number of input or output bits. When given the bit address of a device, the CRU can test or modify any bit in that unit. Several consecutive addresses can be occupied by a device. These CRU applications are controlled by single and multiple-bit 9995 instructions.

Single-bit instructions facilitate the testing or modification of a particular bit in a device. The device in which a bit is to be tested (TB), set to zero (SBZ), or set to one (SBO) is designated by the sum of the value in Register 12 and an 8-bit signed displacement value included as an operand of that instruction. Details of these instructions are given in Section 4.5.7.


Multiple-bit instructions control the serial transfer of up to 16 bits between memory and peripherals. The device with which communication is to take place is addressed by Register 12. The memory address to or from which data is to be transferred, as well as the number of bits to be transferred are included as operands of the multiple-bit instruction. Details of these instructions are given in Section 4.5.6.

The signals used in the TMS 9995 interface to the CRU are shown in Figure 18. The CRU address map is shown in Figure 19.



NOTE: D0-D2 are used to distinguish between CRU and external instruction cycles. If external instructions are not used in a system, D0-D2 are not necessary in the CRU interface.

FIGURE 18 – TMS9995 CRU INTERFACE



NOTE: These hex addresses are the software base addresses and are obtained by placing the 15-bit Address Bus CRU bit address in a 16-bit field, left-justifying the 15 bits in the field, and setting the LSB of the field to zero.

FIGURE 19 – CRU ADDRESS MAP

The concept of “CRU space” is the key to CRU operations. An ideological area exists in which peripheral devices reside in the form of an address. The CRU space is this ideological area; it has monotonically increasing bit addresses. Each bit represents a bistable I/O point which can be read from or written to. CRU address space and memory address space are independent of each other. Memory space is byte-addressable, and CRU space is bit-addressable. Therefore, a desired device is accessed by placing its software base address in Register 12 and exercising the CRU commands.

CRU nomenclature is built around the four address types involved in its operation. The software base address, hardware base address, address displacement, and CRU bit address interact to link memory to peripherals in bit-serial communication via the CRU.

The software base address consists of the entire 16 bits of R12. In R12, the programmer loads twice the value of the CRU hardware address of the device with which he wishes to communicate. Because only bits 0 through 14 of Register 12 are placed on the address bus, the programmer needs to shift the hardware base address left one position (equivalent to multiplying by two).

Bits 0 through 14 of Register 12 form the hardware base address. For the single-bit instructions, the hardware base address is added to the address displacement to obtain the CRU bit address. For multiple-bit instructions the hardware base address is the CRU bit address.

2.3.3.1 External CRU Devices

To input a data bit from an external (off-chip) CRU device, the TMS 9995 first outputs the appropriate address on A0-A14. The TMS 9995 leaves $\overline{\text{MEMEN}}$ high, outputs logic zeroes on D0-D2, strob $\overline{\text{DBIN}}$, and reads in the data bit on CRUIN. Completion of each CRU input cycle and/or generation of Wait states is determined by the READY input as detailed in Section 2.3.1.3. Timing relationships of the CRU input cycle are shown in Figure 20.




FIGURE 20 – TMS9995 CRU INPUT CYCLE

To output a data bit to an external (off-chip) CRU device, the TMS 9995 first outputs the appropriate address on A0-A14. The TMS 9995 leaves $\overline{\text{MEMEN}}$ high, outputs logic zeroes on D0-D2, outputs the data bit on A15/CRUOUT, and strob $\overline{\text{WE/CRUCLK}}$. Completion of each CRU output cycle and/or generation of Wait states is determined by the READY input as detailed in Section 2.3.1.3. Timing relationships of the CRU output cycle are shown in Figure 21.

For multiple-bit transfers, these input and output cycles are repeated until transfer of the entire field of data bits specified by the CRU instruction being executed has been accomplished.




FIGURE 21 – TMS9995 CRU OUTPUT CYCLE

2.3.3.1.1 Single-Bit CRU Operations

The TMS 9995 performs three single-bit CRU functions: Test Bit (TB), Set Bit to One (SBO), and Set Bit to Zero (SBZ). The SBO instruction performs a CRU output cycle with logic one for the data bit, and the SBZ instruction performs a CRU output cycle with logic zero for the data bit. A TB instruction transfers the addressed CRU bit from the CRUIN input line to bit 2 of the status register (bit ST2, the EQUAL bit).

The TMS 9995 develops a CRU bit address for the single-bit operations from the CRU base address contained in workspace register 12 and the signed displacement count contained in bits 8 through 15 of the instruction. The displacement allows two's complement addressing from base minus 128 bits through base plus 127 bits. The base address from WR12 is added to the signed displacement specified in the instruction and the result is placed onto the address bus. Figure 22 illustrates the development of a single-bit CRU address.




FIGURE 22 – SINGLE BIT CRU ADDRESS DEVELOPMENT

2.3.3.1.2 Multiple Bit CRU Operations

The TMS 9995 performs two multiple-bit CRU operations: store communications register (STCR) and load communications register (LDCR). Both operations perform a data transfer from the CRU-to-memory or from memory-to-CRU as illustrated in Figure 23. Although the figure illustrates a full 16-bit transfer operation, any number of bits from 1 through 16 may be involved.




FIGURE 23 – LDCR/STCR DATA TRANSFERS

The LDCR instruction fetches a word from memory and right shifts it to serially transfer it to CRU output bits. If the LDCR involves eight or fewer bits, those bits come from the right-justified field within the addressed byte of the memory word. If the LDCR involves nine or more bits, those bits come from the right-justified field within the whole memory word. Register 12, bits 0 through 14, defines the starting bit address. When transferred to the CRU interface, each successive bit receives an address that is sequentially greater than the address for the previous bit. This addressing mechanism results in an order reversal of the bits; that is, bit 15 of the memory word (or bit 7) becomes the lowest addressed bit in the CRU and bit 0 becomes the highest bit in the CRU field.

A STCR instruction transfers data from the CRU to memory. If the operation involves a byte or less transfer, the transferred data will be stored right-justified in the memory byte with leading bits set to zero. If the operation involves from nine to 16 bits, the transferred data is stored right-justified in the memory word with leading bits set to zero. When the input from the CRU device is complete, the lowest addressed bit from the CRU is in the least-significant bit position in the memory word or byte.

2.3.3.2 *Internal CRU Devices*

Access of internal (on-chip) CRU devices is transparent to the TMS 9995 CRU instructions. Data can be input from and output to the bits of the internal CRU devices simply by using the appropriate CRU addresses to access these bits.

The TMS 9995 will indicate to the external world when these internal CRU bit accesses are occurring by asserting the same signals used for accessing external CRU devices (see Figure 18). The timing of these signals for internal CRU input and output cycles will be identical to the timing for external CRU input and output cycles (see Figure 20 and 21) except that during internal CRU cycles, the READY input is ignored, i.e., Wait states cannot be generated, and, during internal CRU input cycles, the TMS 9995 will ignore the CRUIN input signal. The internal bit being input will not be available to the external world on CRUIN.

The functional characteristics of the internal CRU devices are described in the following paragraphs.

2.3.3.2.1 **Flag Register**

Accessible via CRU input and output instructions that are executed to dedicated internal CRU bit addresses (see Figure 19) is the internal Flag Register. The 16-bit Flag Register contains both predefined TMS 9995 systems flags and user-definable flags as detailed in Table 3. The predefined system flags are the configuration bit for the Decrementer, the Decrementer enable bit, and the internal interrupt request latch CRU inputs. Note that CRU output operations to the internal interrupt request latch Flag addresses will not cause these latches to be either set or reset. These Flag bits are input only and allow the presence of these interrupt requests to be detected when the occurrence of the interrupts themselves is inhibited by the value of the interrupt mask in the status register.

2.3.3.2.2 **MID Flag**

Accessible via CRU input and output instructions that are executed to a dedicated internal CRU bit address (see Figure 19) is the MID Flag. The MID Flag is set to one by a MID interrupt, and reset to zero by the software of the MID interrupt routine (see Section 2.3.2.2.1). Note that setting the MID Flag to one with a CRU instruction will not cause the MID interrupt to be requested.

2.3.4 **External Instructions**

The TMS 9995 has five external instructions (see Table 4) that allow user-defined external functions to be initiated under program control. These instructions are CKON, CKOF, RSET, IDLE, and LREX. These mnemonics, except for IDLE, relate to functions implemented in the 990 minicomputer and do not restrict use of the instructions to initiate various user-defined functions. Execution of an IDLE instruction causes the TMS 9995 to enter the Idle state and remain in this state until a request occurs for an interrupt level that is not masked by the current value of the interrupt mask in the status register. (Note that the Reset and NMI interrupt levels are not masked by any interrupt mask value.) When any of these five instructions are executed by the TMS 9995, the TMS 9995 will use the CRU interface (see Figure 18) to perform a cycle that is identical to a single-bit CRU output cycle (see Figure 21) except for the following: (1) the address being output will be non-specific, (2) the data bit being output will be non-specific, (3) a code, specified in Table 4, will be output on D0-D2 to indicate the external instruction being executed, (4) during CRU and external instruction cycles, D3-D7 are all zeroes. Note that completion of each external instruction and/or generation of Wait states is determined by the READY input as detailed in Section 2.3.1.3.

TABLE 3 – FLAG REGISTER BIT DEFINITIONS

BIT	CRU BIT ADDRESS†	DESCRIPTION
FLAG0	1EE0	Set to 0: Decrementer configured as Interval Timer. Set to 1: Decrementer configured as Event Counter.
FLAG1	1EE2	Set to 0: Decrementer not enabled Set to 1: Decrementer enabled (will decrement and can set internal latch that requests a level 3 interrupt).
FLAG2	1EE4	Level 1 Internal Interrupt Request Latch CRU Input (Input-only). 0: Level 1 request not present 1: Level 1 request present
FLAG3	1EE6	Level 3 Internal Interrupt Request Latch CRU Input (Input-only). 0: Level 3 request not present 1: Level 3 request present
FLAG4	1EE8	Level 4 Internal Interrupt Request Latch CRU Input (Input-only). 0: Level 4 request not present 1: Level 4 request present
FLAG5 FLAG6 FLAG7 FLAG8 FLAG9 FLAGA FLAGB FLAGC FLAGD FLAGE FLAGF	1EEA 1EEC 1EEE 1EF0 1EF2 1EF4 1EF6 1EF8 1EFA 1EFC 1EFE	User Defined

† These hex numbers are those obtained by placing the 15-bit Address Bus CRU address in a 16-bit field, left justifying the 15 bits in the field, and setting the LSB of the field to zero.

TABLE 4 – TMS 9995 EXTERNAL INSTRUCTION CODES

INSTRUCTION	CODE DURING CYCLE		
	D0	D1	D2
CRU: SBO, SBZ, TB, LDCR or STCR	0	0	0
IDLE	0	1	0
RSET	0	1	1
CKON	1	0	1
CKOF	1	1	0
LREX	1	1	1

When the TMS 9995 is in the Idle state, cycles with the Idle code will occur repeatedly until a request for an interrupt level that is not masked by the interrupt mask in the status register occurs.

A Hold state can occur during an Idle state, with entry to and return from the Hold state occurring at the Idle code cycle boundaries. (See Section 2.3.1.1.3 for details of entry to and return from the Hold state.)

2.3.5 TMS 9995 Internal ALU/Other Operation Cycles

When the TMS 9995 is performing an operation internally and is not using the memory, CRU, or external instruction interfaces[†] or is not in the Hold state, the TMS 9995 will, for as many CLKOUT cycles as needed, do the following with its interface signals:

- (1) Output a non-specific address on A0-A14 and A15/CRUOUT
- (2) Output all ones on D0-D7
- (3) Output logic level high on $\overline{\text{MEMEN}}$, $\overline{\text{DBIN}}$, and $\overline{\text{WE/CRUCLK}}$
- (4) Output logic level low on IAQ/HOLDA, and
- (5) Ignore the READY and CRUIN inputs.

The HOLD input is still active, however, as the TMS 9995 can enter a Hold state while performing an internal ALU/other operation. Also, all interrupt inputs are still active.

[†] Internal memory space and internal CRU device accesses are defined as using the memory and CRU interfaces.

3. TMS 9995 PIN DESCRIPTION

Table 5 defines the TMS 9995 pin assignments and describes the function of each pin. Figure 24 illustrates the TMS 9995 pin assignment information.




FIGURE 24 – PIN ASSIGNMENTS

TABLE 5 – TMS 9995 PIN DESCRIPTION

SIGNAL	PIN	I/O	DESCRIPTION
VCC	10		<p>POWER SUPPLIES</p> <p>Supply voltage (+5 V Nom)</p> <p>Ground reference</p>
VSS	31		
XTAL2/CLKIN	2	IN	<p>CLOCKS</p> <p>Crystal input pin for internal oscillator. Also input pin for external oscillator.</p> <p>Crystal input pin for internal oscillator.</p> <p>Clock output signal. The frequency of CLKOUT is one fourth the oscillator input (external oscillator) or crystal (internal oscillator) frequency.</p>
XTAL1	1	IN	
CLKOUT	3	OUT	
A0	24	OUT	<p>ADDRESS BUS</p> <p>Address Bus. A0 is the most significant bit of the 16 bit memory address bus and the 15 bit CRU address bus. A14 is the 2nd least significant bit of the 16 bit memory address bus and the LSB of the 15 bit CRU address bus. The address bus assumes the high impedance state when the TMS 9995 is in the Hold state.</p> <p>Address bit 15/CRU output data. A15/CRUOUT is the LSB of the 16 bit memory address bus and the output data line for CRU output instructions. A15/CRUOUT assumes the high impedance state when the TMS 9995 is in the Hold state.</p>
A1	25	OUT	
A2	26	OUT	
A3	27	OUT	
A4	28	OUT	
A5	29	OUT	
A6	30	OUT	
A7	32	OUT	
A8	33	OUT	
A9	34	OUT	
A10	35	OUT	
A11	36	OUT	
A12	37	OUT	
A13	38	OUT	
A14	39	OUT	
A15/CRUOUT	40	OUT	
D0	12	I/O	<p>DATA BUS</p> <p>Data Bus. During memory cycles ($\overline{\text{MEMEN}}$ active) D0 (the MSB) through D7 (the LSB) are used to transfer data to/from the external memory system. During non-memory cycles ($\overline{\text{MEMEN}}$ inactive) D0, D1 and D2 are used to indicate whether the TMS 9995 is performing a CRU cycle or an external instruction. The data bus assumes the high impedance state when the TMS 9995 is in the Hold state.</p>
D1	11	I/O	
D2	9	I/O	
D3	8	I/O	
D4	7	I/O	
D5	6	I/O	
D6	5	I/O	
D7	4	I/O	
CRUIN	13	IN	<p>CRU</p> <p>CRU input data. During CRU cycles, CRUIN is the input data line for CRU input data.</p>

TABLE 5 – TMS 9995 PIN DESCRIPTION (Continued)

SIGNAL	PIN	I/O	DESCRIPTION
$\overline{\text{MEMEN}}$	20	OUT	<p>CONTROL</p> <p>Memory enable. When active (low) $\overline{\text{MEMEN}}$ indicates that $\overline{\text{WE/CRUCLK}}$, $\overline{\text{DBIN}}$, and the address and data buses are being used for a memory cycle. When inactive (high) $\overline{\text{MEMEN}}$ indicates that $\overline{\text{WE/CRUCLK}}$, $\overline{\text{DBIN}}$ and the address and data buses are being used for a CRU cycle, or are indicating that the TMS 9995 is performing an external instruction. $\overline{\text{MEMEN}}$ does not assume the high impedance state when the TMS 9995 is in the Hold state.</p>
$\overline{\text{DBIN}}$	17	OUT	<p>Data bus in. During memory read cycles, $\overline{\text{DBIN}}$ is active (low) to indicate that the TMS 9995 has disabled its data bus output buffers to allow external memory to enable 3-state drivers that output data onto the data bus. During CRU input cycles, $\overline{\text{DBIN}}$ is also active to indicate that the CRU cycle is an input cycle. $\overline{\text{DBIN}}$ assumes the high impedance state when the TMS 9995 is in the Hold state.</p>
$\overline{\text{WE/CRUCLK}}$	19	OUT	<p>Write enable/inverted CRU clock. When active (low), $\overline{\text{WE/CRUCLK}}$ indicates that memory write data is available on the data bus (when $\overline{\text{MEMEN}} = 0$); or that CRU data out is available on A15/CRUOUT (when $\overline{\text{MEMEN}} = 1$ and $\text{D0} = \text{D1} = \text{D2} = 0$); or that an external interface should decode External instructions (when $\overline{\text{MEMEN}} = 1$ and D0, D1, and D2 are not all equal to 0). $\overline{\text{WE/CRUCLK}}$ assumes the high impedance state when the TMS 9995 is in the Hold state.</p>
READY	23	IN	<p>Ready. When active (high), READY indicates that the present external memory, CRU, or external instruction cycle is ready to be completed. When not ready is indicated, a Wait state (defined as extension of the present cycle by one CLKOUT cycle) is entered. At the end of each Wait state READY is examined to determine if another Wait state is to be generated or if the cycle is to be completed.</p>

TABLE 5 – TMS 9995 PIN DESCRIPTION (Continued)

SIGNAL	PIN	I/O	DESCRIPTION
$\overline{\text{HOLD}}$	18	IN	<p>CONTROL (Cont'd)</p> <p>Hold state request. When active (low), $\overline{\text{HOLD}}$ indicates to the TMS 9995 that an external controller desires to use the address and data buses. Upon sensing a Hold request, the TMS 9995 will enter a Hold state (defined as suspension of instruction execution) after it has completed its present cycle (see Section 2.3.1.1.3 for details of entry into a Hold state). At the beginning of the Hold state, the TMS 9995 places $\overline{\text{DBIN}}$, $\overline{\text{WE/CRUCLK}}$, and the address and data buses in the high impedance state, and then responds by asserting $\overline{\text{IAQ/HOLDA}}$. When $\overline{\text{HOLD}}$ is removed, the TMS 9995 returns to normal operation.</p>
$\overline{\text{IAQ/HOLDA}}$	16	OUT	<p>Instruction acquisition/hold acknowledge. If $\overline{\text{IAQ/HOLDA}}$ is active (high) when $\overline{\text{MEMEN}} = 0$, the TMS 9995 is indicating that the memory read cycle in progress is that of reading an instruction opcode. If $\overline{\text{IAQ/HOLDA}}$ is active when $\overline{\text{MEMEN}} = 1$, the TMS 9995 is indicating that it is in the Hold state and that $\overline{\text{DBIN}}$, $\overline{\text{WE/CRUCLK}}$, and the address and data buses are in the high impedance state.</p>
$\overline{\text{RESET}}$	22	IN	<p>INTERRUPTS</p> <p>Reset. When active (low) $\overline{\text{RESET}}$ causes the TMS 9995 to enter a $\overline{\text{RESET}}$ state (see Section 2.3.2.1.1) and inhibit $\overline{\text{MEMEN}}$, $\overline{\text{DBIN}}$, and $\overline{\text{WE/CRUCLK}}$. When $\overline{\text{RESET}}$ is released, the TMS 9995 initiates a level zero interrupt sequence that acquires $\overline{\text{WP}}$ and $\overline{\text{PC}}$ from memory word addresses 0000 and 0002, and begins execution using this vector. $\overline{\text{RESET}}$ will terminate an Idle state. $\overline{\text{RESET}}$ is a Schmitt-trigger input.</p>
$\overline{\text{NMI}}$	21	IN	<p>Non-maskable Interrupt. When active (low), $\overline{\text{NMI}}$ causes the TMS 9995 to execute a non-maskable interrupt sequence with the trap vector ($\overline{\text{WP}}$ and $\overline{\text{PC}}$) in memory word addresses FFFC and FFFE. $\overline{\text{NMI}}$ will terminate an Idle state. $\overline{\text{NMI}}$ is recognized only once for each high-to-low transition. ($\overline{\text{NMI}}$ must be taken inactive before it will be recognized again.)</p>
$\overline{\text{INT1}}$	15	IN	<p>Interrupt one. When active (low), $\overline{\text{INT1}}$ will cause the TMS 9995 to execute a level one interrupt trap if level one is not masked by the status register.</p>

TABLE 5 – TMS 9995 PIN DESCRIPTION (Concluded)

SIGNAL	PIN	I/O	DESCRIPTION
$\overline{\text{INT4/EC}}$	14	IN	Interrupt four/event counter. When either the decremter is not enabled or the decremter is enabled and configured as an interval timer, $\overline{\text{INT4/EC}}$ being active (low) will cause the TMS 9995 to execute a level four interrupt trap if level four is not masked by the status register. When the decremter is enabled and configured as an event counter, a high-to-low transition on $\overline{\text{INT4/EC}}$ will cause the count in the decremter to be decremented by one. (See Section 2.3.1.2.2 for details of enabling and configuring the decremter.)

4. TMS 9995 INSTRUCTION SET

4.1 DEFINITION

Each TMS 9995 instruction performs one of the following operations:

- Arithmetic, logical, comparison, or manipulation operations on data
- Loading or storage of internal registers (program counter, workspace pointer, or status)
- Data transfer between memory and external devices via the CRU
- Control functions

4.2 ADDRESSING MODES


The TMS 9995 instructions contain a variety of available modes for addressing random memory data, e.g., program parameters and flags, or formatted memory data (character strings, data lists, etc.). These addressing modes are:

- Workspace Register Addressing
- Workspace Register Indirect Addressing
- Workspace Register Indirect Auto Increment Addressing
- Symbolic (Direct) Addressing
- Indexed Addressing
- Immediate Addressing
- Program Counter Relative Addressing
- CRU Relative Addressing

The following figures graphically describe the derivation of effective address for each addressing mode. The applicability of addressing modes to particular instructions is described in Section 4.5 along with the description of the operations performed by each instruction. The symbols following the names of the addressing modes (R, *R, *R+, @LABEL or @TABLE (R)) are the general forms used by TMS 9995 assemblers to select the addressing modes for register R.

4.2.1 Workspace Register Addressing, R


Workspace Register R contains the operand



The Workspace Register addressing mode is specified by setting the two-bit T-field (T_S or T_D) of the instruction word equal to 00.

4.2.2 Workspace Register Indirect Addressing, *R


Workspace Register R contains the address of the operand.



The Workspace Register Indirect addressing mode is specified by setting the two-bit T-field (T_S or T_D) in the instruction word equal to 01.

4.2.3 Workspace Register Indirect Auto Increment Addressing, *R+


Workspace Register R contains the address of the operand. After acquiring the address of the operand, the contents of Workspace Register R are incremented.



The Workspace Register Indirect Auto Increment addressing mode is specified by setting the two-bit T-field (T_S or T_D) in the instruction word equal to 11.

4.2.4 Symbolic (Direct) Addressing, @LABEL


The word following the instruction contains the address of the operand.



The Symbolic addressing mode is specified by setting the two-bit T-field (T_S or T_D) in the instruction word equal to 10 and setting the corresponding S or D field equal to 0.

4.2.5 Indexed Addressing, @TABLE (R)


The word following the instruction contains the base address. Workspace Register R contains the index value. The sum of the base address and the index value results in the effective address of the operand.



The indexed addressing mode is specified by setting the two-bit T-field (T_S or T_D) of the instruction word equal to 10 and setting the corresponding S or D field not equal to 0. The value in the S or D field is the register which contains the index value.


4.2.6 Immediate Addressing

The word following the instruction contains the operand.




4.2.7 Program Counter Relative Addressing

The eight-bit signed displacement in the right byte (bits 8 through 15) of the instruction is multiplied by 2 and added to the updated contents of the program counter. The result is placed in the PC.



4.2.8 CRU Relative Addressing

The eight-bit signed displacement in the right byte of the instruction is added to the CRU base address (bits 0 through 14 of workspace register 12). The result is the CRU address of the selected CRU bit.



4.3 DEFINITION OF TERMINOLOGY


The terminology used in describing the instructions of the TMS 9995 is defined in Table 6.

4.4 STATUS REGISTER MANIPULATION

Various TMS 9995 machine instructions affect the status register. Figure 5 shows the status register bit assignments. Table 7 lists the instructions and their effect on the status register.

4.5 INSTRUCTIONS

4.5.1 Dual Operand Instructions with Multiple Addressing for Source and Destination Operand



If B = 1, the operands are bytes and the operand addresses are byte addresses. If B = 0, the operands are words and the LSB of the operand address is ignored.

The addressing mode for each operand is determined by the T-field of that operand.

T _S or T _D	S or D	ADDRESSING MODE	NOTES
00	0, 1 ... 15	Workspace register	1
01	0, 1 ... 15	Workspace register indirect	
10	0	Symbolic	4
10	1, 2 ... 15	Indexed	2, 4
11	0, 1 ... 15	Workspace register indirect auto increment	3

- NOTES:
1. When a workspace register is the operand of a byte instruction (bit 3 = 1), the left byte (bits 0 through 7) is the operand and the right byte (bits 8 through 15) is unchanged.
 2. Workspace register 0 may not be used for indexing.
 3. The workspace register is incremented by 1 for byte instructions (bit 3 = 1) and is incremented by 2 for word instructions (bit 3 = 0).
 4. When T_S = T_D = 10, two words are required in addition to the instruction word. The first word is the source operand base address and the second word is the destination operand base address.

TABLE 6 – DEFINITION OF TERMINOLOGY

TERM	DEFINITIONS
B C D DA	Byte Indicator (1 = byte; 0 = word) Bit Count Destination address register Destination address
IOP LSB (n) MSB (n) N	Immediate operand Least-significant (right most) bit of (n) Most-significant (left most) bit of (n) Don't care
PC Result S SA ST	Program Counter Result of operation performed by instruction Source address register Source address Status register
STn TD TS W	Bit n of status register Destination address modifier Source address modifier Workspace register
WRn (n) a → b n	Workspace register n Contents of n a is transferred to b Absolute value of n
+ - AND OR	Arithmetic addition Arithmetic subtraction Logical AND Logical OR
\oplus \bar{n} •	Logical exclusive OR Logical complement of n Arithmetic multiplication

TABLE 7 – STATUS REGISTER BIT DEFINITIONS†

BIT	NAME	INSTRUCTION AND/OR INTERRUPT	CONDITION TO SET BIT TO 1, OTHERWISE SET TO 0 FOR INSTRUCTION LISTED. ALSO, THE EFFECT OF OTHER INSTRUCTIONS AND INTERRUPTS
ST0	Logical Greater Than	C, CB	If MSB (SA) = 1 and MSB (DA) = 0, or If MSB (SA) = MSB (DA) and MSB of [(DA) – (SA)] = 1.
		CI	If MSB (W) = 1 and MSB of IOP = 0, or if MSB (W) = MSB of IOP and MSB of [IOP – (W)] = 1.
		ABS, LDCR	If (SA) ≠ 0
		RTWP	If bit (0) of WR15 is 1
		LST	If bit (0) of selected WR is 1
		A, AB, AI, ANDI, DEC, DECT, LI, MOV, MOVB, NEG, ORI, S, SB, DIVS, MPYS, INC, INCT, INV, SLA, SOC, SOCB, SRA, SRC, SRL, STCR, SZC, SZCB, XOR	If result ≠ 0
		Reset Interrupt	Unconditionally sets status bit to 0
		All other instructions and interrupts	Do not affect the status bit (see Note 1)
ST1	Arithmetic Greater Than	C, CB	If MSB (SA) = 0 and MSB (DA) = 1, or If MSB (SA) = MSB (DA) and MSB of [(DA) – (SA)] = 1.
		CI	If MSB (W) = 0 and MSB of IOP = 1, or if MSB (W) = MSB of IOP and MSB of [IOP – (W)] = 1.
		ABS, LDCR	If MSB (SA) = 0 and (SA) ≠ 0
		RTWP	If bit (1) of WR15 is 1
		LST	If bit (1) of selected WR is 1
		A, AB, AI, ANDI, DEC, DECT, LI, MOV, MOVB, NEG, ORI, S, SB, DIVS, MPYS, INC, INCT, INV, SLA, SOC, SOCB, SRA, SRC, SRL, STCR, SZC, SZCB, XOR	If MSB of result = 0 and result ≠ 0
		Reset Interrupt	Unconditionally sets status bit to 0
		All other instructions and interrupts	Do not affect the status bit (see Note 1)

† See Table 6 for definitions of terminology used in this table.

TABLE 7 – STATUS REGISTER BIT DEFINITIONS (Continued)

BIT	NAME	INSTRUCTION AND/OR INTERRUPT	CONDITION TO SET BIT TO 1, OTHERWISE SET TO 0 FOR INSTRUCTION LISTED. ALSO, THE EFFECT OF OTHER INSTRUCTIONS AND INTERRUPTS
ST2	Equal	C, CB	If (SA) = (DA)
		CI	If (W) = IOP
		COC	If (SA) and (DA) = 0
		CZC	If (SA) and (DA) = 0
		TB	If CRUIN = 1 for addressed CRU bit
		ABS, LDCR	If (SA) = 0
		RTWP	If bit (2) of WR15 is 1
		LST	If bit (2) of selected WR is 1
		A, AB, AI, ANDI, DEC, DECT, LI, MOV, MOVB, NEG, ORI, S, SB, DIVS, MPYS, INC, INCT, INV, SLA, SOC, SOCB, SRA, SRC, SRL, STCR, SZC, SZCB, XOR	If result = 0
		Reset Interrupt	Unconditionally sets status bit to 0
		All other instructions and interrupts	Do not affect the status bit (see Note 1)
ST3	Carry	A, AB, ABS, AI, DEC, DECT, INC, INCT, NEG, S, SB	If CARRY OUT = 1
		SLA, SRA, SRL, SRC	If last bit shifted out = 1
		RTWP	If bit (3) of WR15 is 1
		LST	If bit (3) of selected WR is 1
		Reset Interrupt	Unconditionally sets status bit to 0
		All other instructions and interrupts	Do not affect the status bit (see Note 1)
ST4	Overflow	A, AB	If MSB (SA) = MSB (DA) and MSB of result \neq MSB (DA)
		AI	If MSB (W) = MSB of IOP and MSB of result \neq MSB (W)
		S, SB	If MSB (SA) \neq MSB (DA) and MSB of result \neq MSB (DA)
		DEC, DECT	If MSB (SA) = 1 and MSB of result = 0
		INC, INCT	If MSB (SA) = 0 and MSB of result = 0
		SLA	If MSB changes during shift
		DIV	If MSB (SA) = 0 and MSB (DA) = 1, or if MSB (SA) = MSB (DA) and MSB of [(DA) – (SA)] = 0
		DIVS	If the quotient cannot be expressed as a signed 16 bit quantity (8000 ₁₆ is a valid negative number)
		ABS, NEG	If (SA) = 8000 ₁₆
		RTWP	If bit (4) of WR15 is 1
		LST	If bit (4) of selected WR is 1
		Reset Interrupt	Unconditionally sets status bit to 0
		All other instructions and interrupts	Do not affect the status bit (see Note 1)

TABLE 7 – STATUS REGISTER BIT DEFINITIONS (Concluded)

BIT	NAME	INSTRUCTION AND/OR INTERRUPT	CONDITION TO SET BIT TO 1, OTHERWISE SET TO 0 FOR INSTRUCTION LISTED. ALSO, THE EFFECT OF OTHER INSTRUCTIONS AND INTERRUPTS
ST5	Odd Parity	CB, MOVB	If (SA) has odd number of 1's
		LDCR	If $1 \leq C \leq 8$ and (SA) has odd number of 1's. If $C = 0$ or $9 \leq C \leq 15$, does not affect the status bit.
		STCR	If $1 \leq C \leq 8$ and the stored bits have an odd number of 1's. If $C = 0$ or $9 \leq C \leq 15$, does not affect the status bit.
		AB, SB, SOCB, SZCB	If result has odd number of 1's.
		RTWP	If bit (5) of WR15 is 1
		LST	If bit (5) of selected WR is 1
		Reset Interrupt	Unconditionally sets status bit to 0
ST6	XOP	XOP	If XOP instruction is executed
		RTWP	If bit (6) of WR15 is 1
		LST	If bit (6) of selected WR is 1
		Reset Interrupt	Unconditionally sets status bit to 0
ST7 ST8 ST9 and ST11	Unused Bits	RTWP	If corresponding bit of WR15 is 1
		LST	If corresponding bit of selected WR is 1.
		XOP, Any Interrupt	Unconditionally sets each of these status bits to 0
		All other instructions	Do not affect these status bits (see Note 1)
ST10	Arithmetic Overflow Enable	RTWP	If bit (10) of WR is 1
		LST	If bit (10) of selected WR is 1
		XOP, Any Interrupt	Unconditionally sets status bit to 0
		All other instructions	Do not affect the status bit (see Note 1)
ST12 ST13 ST14 and ST15	Interrupt Mask	LIMI	If corresponding bit of IOP is 1
		RTWP	If corresponding bit of WR15 is 1
		LST	If corresponding bit of selected WR is 1.
		RST, Reset and NMI Interrupts	Unconditionally sets each of these status bits to 0
		All other interrupts	If $ST12 - ST15 = 0$, no change If $ST12 = ST15 \neq 0$, set to one Less than level of the interrupt trap taken
		All other instructions	Do not affect these status bits (see Note 1)

NOTE 1: The X instruction itself does not affect any status bit; the instruction executed by the X instruction sets status bits as defined for that instruction.

MNEMONIC	OP CODE						MEANING	RESULT COMPARED TO 0	STATUS BITS AFFECTED	DESCRIPTION
	0	1	2	3	4	5				
COC	0	0	1	0	0	0	Compare ones corresponding	No	2	Test (D) to determine if 1's are in each bit position where 1's are in (SA). If so, set ST2.
CZC	0	0	1	0	0	1	Compare zeroes corresponding	No	2	Test (D) to determine if 0's are in each bit position where 1's are in (SA). If so, set ST2.
XOR	0	0	1	0	1	0	Exclusive OR	Yes	0-2	(DA) \oplus (SA) \rightarrow (D)
MPY	0	0	1	1	1	0	Multiply	No	—	Multiply unsigned (D) by unsigned (SA) and place unsigned 32-bit product in D (most-significant) and D+1 (least-significant). If WR15 is D, the next word in memory after WR15 will be used for the least significant half of the product.
DIV	0	0	1	1	1	1	Divide	No	4	If unsigned (SA) is less than or equal to unsigned (D), perform no operation and set ST4. Otherwise, divide unsigned (D) and (D+1) by unsigned (SA). Quotient \rightarrow (D), remainder \rightarrow (D+1). If D = 15, the next word in memory after WR15 will be used for the remainder.

4.5.3 Signed Multiply and Divide Instructions

General	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Format:	OP CODE										T _S		S			

The addressing mode for the source operand is determined by the T_S field.

T _S	S	ADDRESSING MODE	NOTES
00	0, 1 . . . 15	Workspace register	1
01	0, 1 . . . 15	Workspace register indirect	1
10	0	Symbolic	1
10	1, 2 . . . 15	Indexed	1,2
11	0, 1 . . . 15	Workspace register indirect auto increment	1,3


- NOTES: 1. Workspace registers 0 and 1 contain operands used in the signed multiply and divide operations.
2. Workspace register 0 may not be used for indexing.
3. The workspace register is incremented by 2.

MNEMONIC	OP CODE									MEANING	RESULT COMPARED TO 0	STATUS BITS AFFECTED	DESCRIPTION	
	0	1	2	3	4	5	6	7	8					9
MPYS	0	0	0	0	0	0	0	1	1	1	Signed Multiply	Yes	0-2	Multiply signed two's complement integer in WR0 by signed two's complement integer (SA) and place signed 32-bit product in WR0 (most-significant) and WR1 least-significant.
DIVS	0	0	0	0	0	0	0	1	1	0	Signed Divide	Yes	0-2,4	If the quotient cannot be expressed as a signed 16 bit quantity (8000 (hex) is a valid negative number), set ST4. Otherwise, divide signed, two's complement integer in WR0 and WR1 by the signed two's complement integer (SA) and place the signed quotient in WR0 and the signed remainder in WR1. The sign of the quotient is determined by algebraic rules. The sign of the remainder is the same as the sign of the dividend and $ \text{REMAINDER} < \text{DIVISOR} $.

4.5.4 Extended Operation (XOP) Instruction

General	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Format::	0	0	1	0	1	1	D			T _S		S				


The T_S and S fields provide multiple mode addressing capability for the source operand. When the XOP is executed, the following transfers occur:



After these transfers have been made, ST6 is set to one, and ST7, ST8, ST9, ST10 (Overflow Interrupt Enable), and ST11 are all set to zero.

The TMS 9995 does not service interrupt trap requests (except for the Reset and NMI Requests) at the end of the XOP instruction.

4.5.5 Single Operand Instructions




The T_S and S fields provide multiple mode addressing capability for the source operand.

MNEMONIC	OP CODE										MEANING	RESULT COMPARED TO ZERO	STATUS BITS AFFECTED	DESCRIPTION
	0	1	2	3	4	5	6	7	8	9				
B	0	0	0	0	0	1	0	0	0	1	Branch	No	—	SA → (PC)
BL	0	0	0	0	0	1	1	0	1	0	Branch and link	No	—	(PC) → (WR11); SA → (PC)
BLWP	0	0	0	0	0	1	0	0	0	0	Branch and load workspace pointer	No	—	(SA) → (WP); (SA + 2) → (PC); (old WP) → (new WR13); (old PC) → (new WR14); (old ST) → (new WR15); The TMS 9995 does not service interrupt trap requests (except for the Reset and NMI Requests) at the end of the BLWP instruction.
CLR	0	0	0	0	0	1	0	0	1	1	Clear Operand	No	—	0 → (SA)
SETO	0	0	0	0	0	1	1	1	0	0	Set to ones	No	—	FFFF ₁₆ → (SA)
INV	0	0	0	0	0	1	0	1	0	1	Invert	Yes	0-2	$\overline{(SA)} \rightarrow (SA)$
NEG	0	0	0	0	0	1	0	1	0	0	Negate	Yes	0-4	$-(SA) \rightarrow (SA)$
ABS	0	0	0	0	0	1	1	1	0	1	Absolute value*	No	0-4	$ SA \rightarrow (SA)$
SWPB	0	0	0	0	0	1	1	0	1	1	Swap bytes	No	—	(SA), bits 0 thru 7 → (SA) bits 8 thru 15; (SA), bits 8 thru 15 → (SA), bits 0 thru 7.
INC	0	0	0	0	0	1	0	1	1	0	Increment	Yes	0-4	(SA) + 1 → (SA)
INCT	0	0	0	0	0	1	0	1	1	1	Increment by two	Yes	0-4	(SA) + 2 → (SA)
DEC	0	0	0	0	0	1	1	0	0	0	Decrement	Yes	0-4	(SA) - 1 → (SA)
DECT	0	0	0	0	0	1	1	0	0	1	Decrement by two	Yes	0-4	(SA) - 2 → (SA)
X**	0	0	0	0	0	1	0	0	1	0	Execute	No	—	Execute the instruction at SA.

* Operand is compared to zero for status bit.

** If additional memory words for the execute instruction are required to define the operands of the instruction located at SA, these words will be accessed from PC and the PC will be updated accordingly. The instruction acquisition signal (IAQ) will not be true when the TMS 9995 accesses the instruction at SA. Status bits are affected in the normal manner for the instruction executed.

4.5.6 CRU Multiple-Bit Instruction




The C field specifies the number of bits to be transferred. If C = 0, 16 bits will be transferred. The CRU base register (WR12, bits 0 through 14) defines the starting CRU bit address. The bits are transferred serially and the CRU address is incremented with each bit transfer, although the contents of WR12 are not affected. T_S and S provide multiple mode addressing capability for the source operand. If eight or fewer bits are transferred (C = 1 through 8), the source address is a byte address. If nine or more bits are transferred (C = 0, 9 through 15), the source address is a word address. If the source is addressed in the workspace register indirect auto increment mode, the workspace register is incremented by one if C = 1 through 8, and is incremented by two otherwise. If the source is addressed in the register mode, and if the transfer is eight bits or less, bits 8 - 15 are unchanged.

MNEMONIC	OP CODE						MEANING	RESULT COMPARED TO 0	STATUS BITS AFFECTED	DESCRIPTION
	0	1	2	3	4	5				
LDCR	0	0	1	1	0	0	Load communication register	Yes	0-2,5*	Beginning with LSB of (SA), transfer the specified number of bits from (SA) to the CRU.
STCR	0	0	1	1	0	1	Store communication register	Yes	0-2,5*	Beginning with LSB of (SA), transfer the specified number of bits from the CRU to (SA). Load unfilled bit positions with 0.

*ST5 is affected only if $1 \leq C \leq 8$.


4.5.7 CRU Single-Bit Instructions



The signed displacement is added to the contents of WR12 (bits 0-14) to form the address of the CRU bit to be selected.

MNEMONIC	OP CODE								MEANING	STATUS BITS AFFECTED	DESCRIPTION
	0	1	2	3	4	5	6	7			
SBO	0	0	0	1	1	1	0	1	Set bit to one	—	Set the selected output bit to 1.
SBZ	0	0	0	1	1	1	1	0	Set bit to zero	—	Set the selected output bit to 0.
TB	0	0	0	1	1	1	1	1	Test bit	2	If the selected CRU input bit = 1, set ST2; if the selected CRU input = 0, set ST2 = 0.

4.5.8 Jump Instructions




Jump instructions cause the PC to be loaded with the value selected by PC relative addressing if the bits of ST are at specified values. Otherwise, no operation occurs and the next instruction is executed since the PC points to the next instruction. The signed displacement field is a word count to be added to PC. Thus, the jump instruction has a range of -128 to 127 words from memory-word address following the jump instruction.

No ST bits are affected by jump instructions.

MNEMONIC	OP CODE								MEANING	ST CONDITION TO LOAD PC
	0	1	2	3	4	5	6	7		
JEQ	0	0	0	1	0	0	1	1	Jump equal	ST2 = 1
JGT	0	0	0	1	0	1	0	1	Jump greater than	ST1 = 1
JH	0	0	0	1	1	0	1	1	Jump high	ST0 = 1 and ST2 = 0
JHE	0	0	0	1	0	1	0	0	Jump high or equal	ST0 = 1 or ST2 = 1
JL	0	0	0	1	1	0	1	0	Jump low	ST0 = 0 and ST2 = 0
JLE	0	0	0	1	0	0	1	0	Jump low or equal	ST0 = 0 or ST2 = 1
JLT	0	0	0	1	0	0	0	1	Jump less than	ST1 = 0 and ST2 = 0
JMP	0	0	0	1	0	0	0	0	Jump unconditional	Unconditional
JNC	0	0	0	1	0	1	1	1	Jump no carry	ST3 = 0
JNE	0	0	0	1	0	1	1	0	Jump not equal	ST2 = 0
JNO	0	0	0	1	1	0	0	1	Jump no overflow	ST4 = 0
JOC	0	0	0	1	1	0	0	0	Jump on carry	ST3 = 1
JOP	0	0	0	1	1	1	0	0	Jump odd parity	ST5 = 1


4.5.9 Shift Instructions



If C = 0, bits 12 through 15 of WRO contain the shift count. If C = 0 and bits 12 through 15 of WRO = 0, the shift count is 16.


MNEMONIC	OP CODE								MEANING	RESULT COMPARED TO 0	STATUS BITS AFFECTED	DESCRIPTION
	0	1	2	3	4	5	6	7				
SLA	0	0	0	0	1	0	1	0	Shift left arithmetic	Yes	0-4	Shift (W) left. Fill vacated bit positions with 0.
SRA	0	0	0	0	1	0	0	0	Shift right arithmetic	Yes	0-3	Shift (W) right. Fill vacated bit positions with original MSB of (W).
SRC	0	0	0	0	1	0	1	1	Shift right circular	Yes	0-3	Shift (W) right. Shift previous LSB into MSB.
SRL	0	0	0	0	1	0	0	1	Shift right logical	Yes	0-3	Shift (W) right. Fill vacated bit positions with 0's.

4.5.10 Immediate Register Instructions




MNEMONIC	OP CODE											MEANING	RESULT COMPARED TO 0	STATUS BITS AFFECTED	DESCRIPTION
	0	1	2	3	4	5	6	7	8	9	10				
AI	0	0	0	0	0	0	1	0	0	0	1	Add immediate	Yes	0-4	(W) + IOP → (W)
ANDI	0	0	0	0	0	0	1	0	0	1	0	AND immediate	Yes	0-2	(W) AND IOP → (W)
CI	0	0	0	0	0	0	1	0	1	0	0	Compare immediate	Yes	0-2	Compare (W) to IOP and set appropriate status bits.
LI	0	0	0	0	0	0	1	0	0	0	0	Load immediate	Yes	0-2	IOP → (W)
ORI	0	0	0	0	0	0	1	0	0	1	1	OR immediate	Yes	0-2	(W) OR IOP → (W)

4.5.11 Internal Register Load Immediate Instructions




MNEMONIC	OP CODE											MEANING	DESCRIPTION
	0	1	2	3	4	5	6	7	8	9	10		
LWPI	0	0	0	0	0	0	1	0	1	1	1	Load workspace pointer immediate	IOP → (WP), no ST bits affected.
LIMI	0	0	0	0	0	0	1	1	0	0	0	Load interrupt mask	IOP, bits 12 thru 15 → ST12 thru ST15.

4.5.12 Internal Register Load and Store Instructions



MNEMONIC	OP CODE											MEANING	STATUS BITS AFFECTED	DESCRIPTION	
	0	1	2	3	4	5	6	7	8	9	10				11
STST	0	0	0	0	0	0	1	0	1	1	0	0	Store status Register	—	(ST) → (W)
LST	0	0	0	0	0	0	0	0	1	0	0	0	Load status Register	0-15	(W) → (ST)
STWP	0	0	0	0	0	0	1	0	1	0	1	0	Store work-space pointer	—	(WP) → (W)
LWP	0	0	0	0	0	0	0	0	1	0	0	1	Load work-space pointer	—	(W) → (WP)

4.5.13 Return Workspace Pointer (RTWP) Instruction




The RTWP instruction causes the following transfers to occur:

(WR15) → (ST)

(WR14) → (PC)

(WR13) → (WP)

4.5.14 External Instructions



External instructions cause three data lines (D0 through D2) to be set to the levels described below, and the $\overline{WE}/\overline{CRUCLK}$ line to be pulsed, allowing external control functions to be initiated.

MNEMONIC	OP CODE										MEANING	STATUS BITS AFFECTED	DESCRIPTION	DATA BUS			
	0	1	2	3	4	5	6	7	8	9				10	D0	D1	D2
IDLE	0	0	0	0	0	0	1	1	0	1	0	Idle	—	Suspend TMS 9995 instruction execution until an unmasked interrupt level request occurs.	L	H	L
RSET	0	0	0	0	0	0	1	1	0	1	1	Reset	12-15	Set ST12-ST15 to zero.	L	H	H
CKOF	0	0	0	0	0	0	1	1	1	1	0	User defined	—	—	H	H	L
CKON	0	0	0	0	0	0	1	1	1	0	1	User defined	—	—	H	L	H
LREX	0	0	0	0	0	0	1	1	1	1	1	User defined	—	—	H	H	H

4.5.15 MID Interrupt Opcodes

The instruction opcodes that will cause an MID interrupt request (see Section 2.3.2.2) are (hex numbers):

0000-007F	0301-033F
00A0-017F	0341-035F
0210-021F	0361-037F
0230-023F	0381-039F
0250-025F	03A1-03BF
0270-027F	03C1-03DF
0290-029F	03E1-03FF
02B0-02BF	0780-07FF
02D0-02DF	0C00-0FFF
02E1-02FF	

4.6 INSTRUCTION EXECUTION

4.6.1 Microinstruction Cycle

Each TMS 9995 instruction is executed by a sequence of machine states (microinstructions) with the length of each sequence depending upon the specific instruction being executed. Each microinstruction is completed in one CLKOUT cycle unless Wait states are added to a memory or CRU cycle. (Also, each external memory space access of a word and each external CRU cycle requires at least two CLKOUT cycles but will be accomplished with a single microinstruction).

4.6.2 Execution Sequence

The TMS 9995 incorporates an instruction prefetch scheme which minimizes, and in some cases eliminates, the time required to fetch the instruction from memory. Without the prefetch, a typical instruction execution sequence is as follows:

- (1) Fetch instruction
- (2) Decode instruction
- (3) Fetch source operand, if needed
- (4) Fetch destination operand, if needed
- (5) Process the operands
- (6) Store the results, if required

The TMS 9995 makes use of the fact that during Step 5 the memory interface is not required; therefore, the fetch of the next instruction can be accomplished in this time. This instruction is then decoded during the state(s) that is(are) required to store the results of the previous instruction, which creates even more execution overlap. Table 8 illustrates the case of maximum efficiency for an Add instruction (instruction opcodes and operands are located in the internal RAM). Note that it effectively takes only four machine states to perform all six steps.

TABLE 8 – EXECUTION SEQUENCE EXAMPLE

STEP	STATE COUNT	MEMORY CYCLE	INTERNAL FUNCTION
1		Fetch Instruction	Process Previous Operands
2	1	Write Results	Decode Instruction
3	2	Fetch Source	
4	3	Fetch Destination	
5	4	Fetch Next Instruction	Add
6		Write Results	Decode Instruction

It should be noted that the instruction prefetch scheme employed by the TMS 9995 can cause self-modifying software to execute incorrectly. Incorrect execution will result when an instruction is supposed to generate the opcode of the very next instruction to be executed. (The TMS 9995 will begin the fetch of the opcode of the next instruction before the currently executing instruction stores the results of its execution.)

4.6.3 TMS 9995 Instruction Execution Times

Instruction execution times for the TMS 9995 are a function of:

- (1) Machine state time, t_c2 .
- (2) The location of the instruction opcode (internal or external memory).
- (3) The location of the workspace and the operand(s) (internal or external memory).
- (4) Addressing mode used where operands can be fetched via multiple addressing modes.
- (5) Number of Wait states introduced, as appropriate.

Table 9 lists the number of clock cycles required to execute each TMS 9995 instruction for various combinations of on-chip/off-chip location of instruction opcodes, operands, and workspace. (Other combinations can be extrapolated from the ones listed.) For instructions with multiple addressing modes for either or both operands, Table 9 lists CLKOUT cycles and associated off-chip memory accesses with all operands addressed in the workspace register mode. To determine the total number of CLKOUT cycles and associated off-chip memory accesses required for other addressing modes, the appropriate values from Table "A" (Table 10) are added to the base amounts for that instruction.

The total execution time for an instruction is:

$$T = t_{c2} [C1 + C2 + W (XM1 + XM2)]$$

where

- T = total instruction execution time
- t_{c2} = CLKOUT cycle time
- C1 = base CLKOUT cycles
- C2 = additional CLKOUT cycles for operand address derivation (values in Table "A" are for one operand only)
- W = number of Wait states per off-chip (byte length) memory cycle
- XM1 = base off-chip (byte length) memory cycles
- XM2 = additional off-chip (byte length) memory cycles for operand address derivation (values in Table "A" are for one operand only)

Several examples are listed in Table 11.

TABLE 9 – INSTRUCTION EXECUTION TIMES

INSTRUCTION	Opcodes & All Operands On Chip		Opcodes & Immediate Operands Off Chip; All Other Operands On Chip		Opcodes & Immediate Operands Off Chip; Source Operand Off Chip; Destination Operand On Chip ⑥		Opcodes & All Operands Off Chip		Operand Address Derivation ①	
	C1	XM1	C1	XM1	C1	XM1	C1	XM1	Source	Dest
A	4	0	5	2	6	4	8	8	A	A
AB	4	0	5	2	5	3	5	5	A	A
ABS	3	0	4	2	6	6	6	6	A	--
AI	4	0	6	4	6	4	8	8	--	--
ANDI	4	0	6	4	6	4	8	8	--	--
B	3	0	4	2	4	2	4	2	A	--
BL	5	0	6	2	7	4	7	4	A	--
BLWP	11	0	12	2	14⑤	6⑤	17	12	A	--
C	4	0	5	2	6	4	7	6	A	A
CB	4	0	5	2	5	3	5	4	A	A
CI	4	0	6	4	6	4	7	6	--	--
CKOF	7	0	8	2	8	2	8	2	--	--
CKON	7	0	8	2	8	2	8	2	--	--
CLR	3	0	4	2	5	4	5	4	A	--
COC	4	0	5	2	6	4	7	6	A	--
CZC	4	0	5	2	6	4	7	6	A	--
DEC	3	0	4	2	6	6	6	6	A	--
DECT	3	0	4	2	6	6	6	6	A	--
DIV (ST4 is set)	6	0	7	2	8	4	10	8	A	--
DIV (ST4 is reset)②	28	0	29	2	30	4	34	12	A	--
DIVS (ST4 is set)	10	0	11	2	12	4	36	8	A	--
DIVS (ST4 is reset)②	33	0	34	2	35	4	39	12	A	--
IDLE④	7+2I	0	8+2I	2	8+2I	2	8+2I	2	--	--
INC	3	0	4	2	6	6	6	6	A	--
INCT	3	0	4	2	6	6	6	6	A	--
INV	3	0	4	2	6	6	6	6	A	--
JUMP (All Jump Instructions)	3	0	4	2	4	2	4	2	--	--
LDCR (C=0)	41	0	42	2	43	4	44	6	A	--
LDCR (1≤C≤15)	9+2C	0	10+2C	2	11+2C	4	12+2C	6	A	--
LI	3	0	5	4	5	4	6	6	--	--
LIMI	5	0	7	4	7	4	7	4	--	--
LREX	7	0	8	2	8	2	8	2	--	--
LST	5	0	6	2	6	2	7	4	--	--
LWP	4	0	5	2	6	2	6	4	--	--
LWPI	4	0	6	4	6	4	6	4	--	--
MOV	3	0	4	2	5	4	6	6	A	A
MOVB	3	0	4	2	4	3	4	4	A	A
MPY†	23	0	24	2	25	4	28	10	A	--
MPY‡	23	0	25	4	26	6	29	12	A	--
MPYS	25	0	26	2	27	4	30	10	A	--
NEG	3	0	4	2	6	6	6	6	A	--
ORI	4	0	6	4	6	4	8	8	--	--
RSET	7	0	8	2	8	2	8	2	--	--
RTWP	6	0	7	2	7⑦	2⑦	10	8	--	--
S	4	0	5	2	6	4	8	8	A	A

† These values will apply to future parts following Revision B. (Revision B parts are identifiable by a "B" in the date code of the symbolization on the part. Future versions will use D, E, etc. instead of B.)

‡ These values apply up to and including Revision B.

TABLE 9 – INSTRUCTION EXECUTION TIMES (Concluded)

INSTRUCTION	Opcodes & All Operands On Chip		Opcodes & Immediate Operands Off Chip; All Other Operands On Chip		Opcodes & Immediate Operands Off Chip; Source Operand Off Chip; Destination Operand On Chip ⑤		Opcodes & All Operands Off Chip		Operand Address Derivation ①	
	C1	XM1	C1	XM1	C1	XM1	C1	XM1	Source	Dest
SB	4	0	5	2	5	3	5	5	A	A
SBO	8	0	9	2	9	2	10	4	—	—
SBZ	8	0	9	2	9	2	10	4	—	—
SETO	3	0	4	2	5	4	5	4	—	—
SHIFT (C≠0)	5+C	0	6+C	2	6+C	2	8+C	6	—	—
SHIFT (C=0, Bits 12-15 of WRO=0)	23	0	24	2	24	2	27	8	—	—
SHIFT (C=0, Bits 12-15 of WRO=N≠0)	7+N	0	8+N	2	8+N	2	11+N	8	—	—
SOC	4	0	5	2	6	4	8	8	A	A
SOCB	4	0	5	2	5	3	5	5	A	A
STCR (C=0)	43	0	44	2	46	6	47	8	A	—
STCR (1<C<8)	19+C	0	20+C	2	22+C	6	23+C	8	A	—
STCR (9<C<15)	27+C	0	28+C	2	30+C	6	31+C	8	A	—
STST	3	0	4	2	4	2	5	4	—	—
STWP	3	0	4	2	4	2	5	4	—	—
SWPB	13	0	14	2	16	6	16	6	A	—
SZC	4	0	5	2	6	4	8	8	A	A
SZCB	4	0	5	2	5	3	5	5	A	A
TB	8	0	9	2	9	2	10	4	—	—
X④	2	0	3	2	4	4	4	4	A	—
XOP	15	0	16	2	18⑤	6⑤	22	14	A	—
XOR	4	0	5	2	6	4	8	8	A	—
Interrupt Context Switch (For any interrupt, including Reset, NMI, MID, and overflow)	14⑥	0⑥	17⑤	6⑤	17⑤	6⑤	20⑥	12⑥	—	—

NOTES:

- ① Additional cycles to be added, if appropriate, are listed in Table "A" (Table 11).
- ② Execution time is dependent upon the partial quotient after each clock cycle during execution. Clock cycles shown are for worst-case operands.
- ③ Will remain in Idle state until an unmasked interrupt request occurs (I = number of CLKOUT cycles until request occurs).
- ④ Execution time shown does not include execution time of instruction at source address.

- ⑤ Trap vector off chip; New workspace on chip.
- ⑥ Registers for register-only instructions are on chip (Shift instructions, STST, LST, STWP, LWP) and registers for instructions where an additional LDCR register is required are on-chip (A), ANDI, BL, CI, LDCR, LI, ORI, SBO, SBZ, STCR, TB, Shift instructions).
- ⑦ Workspace on chip
- ⑧ Trap vector on chip; New workspace on chip (NMI only)
- ⑨ Trap vector and New workspace on chip

TABLE 10 – OPERAND ADDRESS DERIVATION (TABLE “A”)

ADDRESSING MODE	Workspace Registers, Base Address For Index-Addressed Operands, And Symbolic (Direct) Addresses On Chip		Workspace Registers On Chip; Base Address For Index-Addressed Operands And Symbolic (Direct) Addresses Off Chip		Workspace Registers Off Chip; Base Address For Index-Addressed Operands And Symbolic (Direct) Addresses On Chip		Workspace Registers, Base Address For Index-Addressed Operands, And Symbolic (Direct) Addresses Off Chip	
	C2	XM2	C2	XM2	C2	XM2	C2	XM2
WR (T_S or $T_D = 00$)	0	0	0	0	0	0	0	0
WR Indirect (T_S or $T_D = 01$)	1	0	1	0	2	2	2	2
WR Indirect Auto Increment (T_S or $T_D = 11$)	3	0	3	0	5	4	5	4
Symbolic (T_S or $T_D = 10$, S or $D = 0$)	1	0	2	2	1	0	2	2
Indexed (T_S or $T_D = 10$, S or $D \neq 0$)	3	0	4	2	4	2	5	4

TABLE 11 – INSTRUCTION EXECUTION TIME EXAMPLES

EXAMPLE	Opcodes, base addresses for index-addressed operands, symbolic (direct) addresses, workspace registers, symbolic (direct) operands, and index-addressed operands all on chip.						Opcodes, base addresses for index-addressed operands, and symbolic (direct) addresses off chip; workspace registers, symbolic (direct) operands, and index-addressed operands on chip.						Opcodes, base addresses for index-addressed operands, symbolic (direct) addresses, workspace registers, symbolic (direct) operands, and index-addressed operands all off chip.																	
	C1		XM1		C2		XM2		C1		XM1		C2		XM2		C1		XM1		C2		XM2							
	Total Clock Cycles		0 Wait States		1 Wait State		Off Chip		Total Clock Cycles		0 Wait States		1 Wait State		Off Chip		Total Clock Cycles		0 Wait States		1 Wait State		Off Chip							
MOV R1, R2	3	0	0	0	0	0	3	0	0	0	0	0	3	0	0	0	0	6	6	6	6	6	6	6	6	6	6	6	6	6
MOV R1, *R2	3	0	1	0	0	4	4	2	1	0	0	5	4	2	1	0	0	7	4	2	1	0	0	5	4	2	1	0	0	5
MOV R1, *R2+	3	0	3	0	0	6	4	2	3	0	0	7	4	2	3	0	0	9	4	2	3	0	0	9	4	2	3	0	0	9
MOV R1, @LABEL	3	0	1	0	0	4	4	2	2	2	2	6	4	2	2	2	2	10	4	2	2	2	2	8	4	2	2	2	2	8
MOV R1, @TABLE (R2)	3	0	3	0	0	6	4	2	4	2	4	8	4	2	4	2	4	12	4	2	4	2	4	11	4	2	4	2	4	11
MOV *R2+, @LABEL	3	0	4	0	0	7	4	2	5	2	5	9	4	2	5	2	5	13	4	2	5	2	5	13	4	2	5	2	5	13
MOV @LABEL1, @LABEL2	3	0	2	0	0	5	4	2	4	4	4	8	4	2	4	4	4	14	4	2	4	4	4	10	4	2	4	4	4	10

5. TMS 9995 PRELIMINARY ELECTRICAL SPECIFICATIONS

5.1 ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)[†]

Supply voltage, V_{CC} [‡]	-0.3 to 7 V
All input voltages	-0.3 to 20 V
Output voltage	-0.3 to 7 V
Continuous power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-55°C to +150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡]All voltage values are with respect to V_{SS} .

5.2 RECOMMENDED OPERATING CONDITIONS

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.5	5	5.5	V
Supply voltage, V_{SS}		0		V
High-level input voltage V_{IH} (all inputs except XTAL1, XTAL2/CLKIN)	2		$V_{CC}+1$	V
High-level clock input voltage, V_{IHC}	2.7		$V_{CC}+1$	V
Low-level input voltage, V_{IL} (all inputs except XTAL1, XTAL2/CLKIN)	-0.3		0.8	V
Low-level clock input voltage, V_{ILC}	-0.3		0.6	V
High-level output current, I_{OH} (all outputs)			100	μ A
Low-level output current, I_{OL} (all outputs)			2	mA
Operating free-air temperature, T_A	0		70	°C

5.3 ELECTRICAL CHARACTERISTICS OVER RECOMMENDED FREE-AIR TEMPERATURE (UNLESS OTHERWISE NOTED)

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNITS
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$ $I_{OH} = \text{MAX}$	2.4	3		V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$ $I_{OL} = \text{MAX}$		0.3	0.4	V
I_{OZ} Off-state output current	$V_{CC} = \text{MAX}$			20	μ A
				-20	μ A
I_I Input current	$V_I = V_{SS}$ to V_{CC}			± 50	μ A
I_{CC} Supply current	$V_{CC} = \text{MAX}$		150	180	mA
C_I Input Capacitance	Data Bus		25		μ F
	All others		15		
C_O Output Capacitance	Data Bus All others			10	μ F


[†]All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$

5.4 CLOCK CHARACTERISTICS

The TMS 9995 can use either its internal oscillator or an external frequency source for a clock

5.4.1 Internal Clock Option

The internal oscillator is enabled by connecting a crystal across XTAL1 and XTAL2/CLKIN. (See Figure 25). The frequency of CLKOUT is one-fourth the crystal fundamental frequency.



NOTE: C_1 and C_2 represent the total capacitance on these pins including strays and parasitics.

FIGURE 25 – INTERNAL OSCILLATOR

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Crystal frequency, f_x	0°C – 70°C	8	12	12.1	MHz
C_1, C_2	0°C – 70°C	10	15	25	pF

5.4.2 External Clock Option

An external frequency source can be used by injecting the frequency directly into XTAL2/CLKIN with XTAL1 left unconnected. (See Figure 26). The external frequency must conform to the following specifications. The frequency of CLKOUT is one-fourth that of the frequency injected.

PARAMETER	MIN	NOM	MAX	UNITS
f_{ext} External source frequency	8	12	12.1	MHz
t_{c1} Input oscillator cycle time	82	83.5	125	ns
t_{r1} Input oscillator rise time		5	15	ns
t_{WH1} Input oscillator pulse width high		$\frac{1}{2}t_{c1} - t_{R1}$		ns
t_{f1} Input oscillator fall time		5	15	ns
t_{WL1} Input oscillator pulse width low		$\frac{1}{2}t_{c1} - t_{f1}$		ns





FIGURE 26 – EXTERNAL OSCILLATOR

5.5 TIMING REQUIREMENTS OVER RECOMMENDED OPERATING CONDITIONS

PARAMETER		MIN	NOM	MAX	UNITS
t_{su1}	Setup time, READY prior to \downarrow CLKOUT (memory cycles)	100			ns
t_{h1}	Hold time, READY after \downarrow CLKOUT (memory and CRU cycles)	0			ns
t_{su2}	Setup time, Data prior to \downarrow CLKOUT	65			ns
t_{h2}	Hold time, Data after \downarrow CLKOUT	0			ns
t_{su3}	Setup time, CRUIN prior to \downarrow CLKOUT	100			ns
t_{h3}	Hold time, CRUIN prior to \downarrow CLKOUT	0			ns
t_{su4}	Setup time, READY prior to \downarrow CLKOUT (CRU cycles)	100			ns
t_{su5}	Setup time, HOLD prior to \uparrow CLKOUT	125			ns
t_{su6}	Setup time, RESET and NMI prior to \downarrow CLKOUT	140			ns
t_{WL4}	Pulse width, Interrupt inputs	$\frac{1}{2}t_{c2}$			ns
t_{f3}	Fall time, INT1, INT4/EC inputs			15	ns
t_{WH3}	Pulse width, EC input high	160			ns
t_{WL5}	Pulse width, EC input low	160			ns
t_{c3}	Cycle time, EC input	$3t_{c2}$			ns


5.6 SWITCHING CHARACTERISTICS OVER RECOMMENDED OPERATING CONDITIONS (See Figure 34)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS	
t_{d1}	Delay time, CLKIN \downarrow to CLKOUT \downarrow	SEE FIGURE 35 $R_1 = 2.4 \text{ k}\Omega$ $R_2 = 24 \text{ k}\Omega$ $C_L = 100 \text{ pF}$	5	150		ns	
t_{c2}	CLKOUT External clock source			$4t_{c1}$		ns	
	Cycle time Internal oscillator XTAL freq = f_{xx}			$4/f_x$		ns	
t_{r2}	Rise time, CLKOUT output			20	30	ns	
t_{f2}	Fall time, CLKOUT output			10	20	ns	
t_{WH2}	Pulse width high, CLKOUT output			$\frac{1}{2}t_{c2} - t_{r2}$		ns	
t_{WL2}	Pulse width low, CLKOUT output			$\frac{1}{2}t_{c2} - t_{f2}$		ns	
t_{d2}	Delay time, \downarrow CLKOUT to address valid			$\frac{1}{2}t_{c2}$		$\frac{1}{2}t_{c2} + 45$	ns
t_{d3}	Delay time, \downarrow CLKOUT to MEMEN low			$\frac{1}{2}t_{c2}$		$\frac{1}{2}t_{c2} + 40$	ns
t_{d4}	Delay time, \downarrow CLKOUT to MEMEN high			$\frac{1}{2}t_{c2}$		$\frac{1}{2}t_{c2} + 50$	ns
t_{d5}	Delay time, \uparrow CLKOUT to DBIN low			0		40	ns
t_{d6}	Delay time, \downarrow CLKOUT to DBIN high			0		50	ns
t_{d7}	Delay time, \uparrow CLKOUT to IAQ/HOLDA high			0		40	ns
t_{d8}	Delay time, \downarrow CLKOUT to IAQ/HOLDA low			0		50	ns
t_{d9}	Delay time, \uparrow CLKOUT to data output valid			0		40	ns
t_{d10}	Delay time, \uparrow CLKOUT to WE/CRUCLK low			0		40	ns
t_{d11}	Delay time, \uparrow CLKOUT to WE/CRUCLK high			0		50	ns
t_{r3}	Rise time, WE/CRUCLK outputs				20	50	ns
t_{ACC}	Access time, memory read cycles				$\frac{3}{4}t_{c2} - 135$		ns
t_{h4}	Hold time, address and CRUOUT outputs			$\frac{1}{2}t_{c2} - 40$			ns
t_{h5}	Hold time, data output		$\frac{1}{2}t_{c2} - 40$			ns	
t_{WL3}	Pulse width low, WE/CRUCLK output		$\frac{1}{2}t_{c2} - 40$			ns	
t_{dz}	Output disable time				$\frac{1}{2}t_{c2} + 60$	ns	




NOTE: ¹ t_{c1} , t_{f1} , t_{r1} , t_{WH1} , t_{WL1} , and t_{d1} become undefined parameters when a crystal is connected between XTAL1 and XTAL2/CLKIN and the internal oscillator is consequently enabled.

FIGURE 27 – TMS 9995 CLOCK TIMING



NOTE: Cycle shown is for no wait states (with wait states, CLKOUT cycles are added, but the switching parameters do not change).

FIGURE 28 – TMS 9995 MEMORY INTERFACE TIMING



NOTE: Cycle shown is for no wait states (with wait states, CLKOUT cycles get added, but the switching parameters do not change).

FIGURE 29 — TMS 9995 CRU, EXTERNAL INSTRUCTION TIMING




FIGURE 30 – TMS 9995 RESET AND NMI TIMING






FIGURE 31 – TMS 9995 HOLD TIMING



NOTE: For INT4/EC, decremter is configured as a timer or is disabled.

FIGURE 32 – TMS 9995 INTERRUPT INPUT TIMING



NOTE: Decrementer is configured as an Event Counter and is enabled.

FIGURE 33 – TMS 9995 EVENT COUNTER INPUT TIMING





FIGURE 34 – MEASUREMENT POINTS FOR SWITCHING CHARACTERISTICS



NOTE: See Switching Characteristics for values of C_L , $R1$, $R2$
All diodes are 1N916 or 1N3064

FIGURE 35 – SWITCHING CHARACTERISTICS TEST LOAD CIRCUIT