TOSHIBA MOS MEMORY PRODUCTS

16,384 WORD × 8 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY N-CHANNEL SILICON STACKED GATE MOS

TMM27128AD-15, TMM27128AD-150 TMM27128AD 20, TMM27128AD-200

DESCRIPTION

The TMM27128AD is a 16,384 word \times 8 bit ultraviolet light erasable and electrically programmable read only memory. For read operation, the TMM 27128AD's access time is 150ns/200ns, and the TMM27128AD operates from a single 5-volt power supply and has a low power standby mode which reduces the power dissipation without increasing access time.

The standby mode is achieved by applying a TTL-high level signal to the $\overline{\text{CE}}$ input.

For program operation, the program is achieved by using the high speed programming mode.

The TMM27128AD is fabricated with the N-channel silicon double layer gate MOS technolgy.

FEATURES


	-15	-20	-150	-200	
Vcc	5V±	5%	5V±	10%	
tacc	150ns	200ns	150ns	200ns	
lcc2	100)mA	120)mA	
loca.	30	mA	35mA		

- Fully static operation
- High speed programming mode
- Single location programming
- Three state outputs
- Inputs and outputs TTL compatible
- Pin compatible with i27128A

PIN CONNECTION (TOP VIEW)

V _{PP} 1	28 5 V _{CC}
A1202	27 <u>PGM</u>
A703	26 5 A 1 3
A ₆ d 4	25 1 A8
A5 d 5	24 j A9
A4 d 6	23 j A 1 1
A307	22) 0E
A208	21 j A ₁₀
A1 d9	20 p C E
A01 10	19 þ 07
00111	18 1 06
0112	17 þ 05
02113	16 04
ONDC 14	15 5 03

BLOCK DIAGRAM



PIN NAMES

A0~A13	Address Inputs
00~07	Outputs (Inputs)
CE	Chip Enable Input
ŌĒ	Output Enable Input
PGM	Program Control Input
VPP	Program Supply Voltage
Vcc	Vcc Supply Voltage (+5V)
GND	Ground

MODE SELECTION

MODE S	ELEC	,110	IN			_	
PIN MODE	PGM (27)		OE (22)	V _{PP} (1)	Vcc (28)	00~07 (11~13, 15~19)	POWER
Read	Н	L	L			Data Out	Active
Output Deselect	*	*	н	5V 5V High Imped		High Impedance	7101170
Standby	*	Н	*	1		High Impedance	Standby
Program	L	L	*			Data In	
Program	*	Н	*	1 12.5V	6V	High Impedance	Active
Inhibit	Н	L	Н	112.50	OV	High Impedance	
Program Verify	Н	L	L			Data Out	

Note * : H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
Vcc	Vcc Power Supply Voltage	-0.6~7.0	V
Vpp	Program Supply Voltage	-0.6~14.0	V
VIN	Input Voltage	-0.6~7.0	V
Vout	Output Voltage	-0.6~7.0	V
Pn	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature · Time	260 · 10	°C·sec
TSTRG	Storage Temperature	-65~125	°C
TOPR	Operating Temperature	0~70	°C

READ OPERATION

D. C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TMM27128AD-15/20	TMM27128AD-150/200
Ta	Operating Temperature	0~70°C	0~70°C
Vcc	Vcc Power Supply Voltage	5V±5%	5V±10%
VPP	VPP Power Supply Voltage	2.0~Vcc±0.6V	2.0~Vcc+0.6V

D. C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIO	CONDITION		TYP.	MAX.	UNIT
lu	Input Current	V _{IN} =O~V _{CC}		_	_	±10	μА
ILO	Output Leakage Current	Vout = 0.4~Vcc		_	_	±10	μA
			-15/20	_	_	30	mA
lcc1	Supply Current (Standby)	Current (Standby) $\overline{CE} = V_{IH}$	-150/200	_	_	35	IIIA
			-15/20	-	_	100	mA
Icc2	Supply, Current (Active)	CE=V _{IL}	-150/200			120	mA
ViH	Input High Voltage	-		2.0		V _{CC} +1.0	٧
VIL	Input Low Voltage			-0.3		0.8	V
Voн	Output High Voltage	$I_{OH} = -400\mu A$		2.4			V
Vol	Output Low Voltage	I _{OL} = 2 . 1 mA				0.4	٧.
IPP1	V _{PP} Current	V _{PP} = 0 ~ V _{CC} + 0.6			_	±10	μА

A. C. CHARACTERISTICS

		TMM27128	TMM27128AD-15/150		TMM27128AD-20, 200		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	∔ UNIT	
			150		200	ns	
TACC	Address Access Time		150		200	ns	
tce	CE to Output Valid		+	 	70	i ns	
tor	OE to Output Valid		70	 	70	ns	
	PGM to Output Valid	·	70	<u> </u>	+	ns	
tPGM		0	60	0	60	+	
tor1	CE to Output in High-Z		60	0	60	ns	
tpr2	OE to Output in High-Z				60	ns	
tor3	PGM to Output in High-Z		60	+ 0	+	ns	
ton.	Output Data Hold Time	0	<u> </u>	1 0			

A. C. TEST CONDITIONS

Output Load

: 1 TTL Gate and C_i = 100pF

Input Pulse Rise and Fall Times

: 10ns Max. : 0.45V to 2.4V

Input Pulse LevelsTiming Measurement Reference Level


: Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V

CAPACITANCE * (Ta=25°C, f=1MHz)

	O 711 71011		CONDITION	MIN.	TYP.	MAX.	UNIT]
	SYMBOL	PARAMETER			4	6	pF	
ľ	Cin	Input Capacitance	V _{IN} = OV		8	12	pF	
	Соит	Output Capacitance	V _{OUT} = OV					_

^{*} This paramater is periodically sampled is not 100% tested.

TIMING WAVEFORMS (READ)



HIGH SPEED PROGRAM OPERATION

D. C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP	MAX.	UNIT
V _{IH}	Input High Voltage	2.0		Vcc + 1.0	V
VIL	Input Low Voltage	-0.3	- 1	0.8	V
Vcc	Vcc Power Supply Voltage	5.75	6.0	6.25	V
Vpp	VPP Power Supply Voltage	12.0	12.5	13.0	

D. C. and OPERATING CHARACTERISTICS $(Ta = 25 \pm 5 \text{ C. } V_{CC} = 6V \pm 0.25V, V_{PP} = 12.5V \pm 0.5V)$

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
lu	Input Current	V _{IN} = O ~ V _{CC}		_	±10	μΑ
Vон	Output High Voltage	I _{OH} = -400 μ Α	2.4	_	-	V
Vol	Outpu Low Voltage	I _{OL} = 2 . 1 mA	_	_	0.4	V
lcc	Vcc Supply Current	-		-	120	mA
Ipp2	V _{PP} Supply Current	V _{PP} = 13.0V	-	_	50	mA
V _{ID}	A9 Auto Select Voltage	_	11.5	12.0	12.5	V

A. C. PROGRAMMING CHARACTERISTICS (Ta = $25\pm5^{\circ}$ C, V_{CC} = $6V\pm0.25V$, V_{PP} = $12.5V\pm0.5V$)

PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Address Setup Time	_	2		-	μS
Address Hold Time	_	2	_	_	μS
CE Setup Time		2	_	-	μS
ČE Hold Time	<u> </u>	2	_	_	μS
Data Setup Time	_	2	_		μS
Data Hold Time	_	2			μS
V _{PP} Setup Time	_	2	_	_	μS
Program Pulse Width	_	0.95	1.0	1.05	ms
Additional Program Pulse Width	Note 1	2.85	3	78.75	ms
Program pulse Rise Time		5	_	_	ns
Program Pulse Fall Time	_	5	_	- 1	ns
OE to Output Valid Valid	_	_		100	ns
OE to Output is High-Z	CE=V _{IL}			90	ns
	Address Setup Time Address Hold Time CE Setup Time CE Hold Time Data Setup Time Data Hold Time VPP Setup Time Program Pulse Width Additional Program Pulse Width Program Pulse Rise Time Program Pulse Fall Time OE to Output Valid Valid	Address Setup Time — Address Hold Time — CE Setup Time — Data Setup Time — Data Hold Time — Vpp Setup Time — Program Pulse Width — Additional Program Pulse Width Note 1 Program pulse Rise Time — Program Pulse Fall Time — OE to Output Valid Valid —	Address Setup Time — 2 Address Hold Time — 2 CE Setup Time — 2 CE Hold Time — 2 Data Setup Time — 2 Data Hold Time — 2 Vpr Setup Time — 2 Program Pulse Width — 0.95 Additional Program Pulse Width Note 1 2.85 Program pulse Rise Time — 5 Program Pulse Fall Time — 5 OE to Output Valid Valid — —	Address Setup Time — 2 — Address Hold Time — 2 — CE Setup Time — 2 — CE Hold Time — 2 — Data Setup Time — 2 — Data Hold Time — 2 — VPP Setup Time — 2 — Program Pulse Width — 0.95 1.0 Additional Program Pulse Width Note 1 2.85 3 Program pulse Rise Time — 5 — Program Pulse Fall Time — 5 — OE to Output Valid Valid — — —	Address Setup Time — 2 — — Address Hold Time — 2 — — CE Setup Time — 2 — — CE Hold Time — 2 — — Data Setup Time — 2 — — Data Hold Time — 2 — — Ver Setup Time — 2 — — Program Pulse Width — 0.95 1.0 1.05 Additional Program Pulse Width Note 1 2.85 3 78.75 Program pulse Rise Time — 5 — — Program Pulse Fall Time — 5 — — OE to Output Valid Valid — — 100


A. C. TEST CONDITIONS

● Output Load : 1 TTL Gate and C_L (100pF)

Input Pulse Rise and Fall Times
 Input Pulse Levels
 10ns Max.
 0.45V to 2.4V

• Timing Measurement Reference Level : Input 0.8V and 2.0V, Output 0.8V and 2.0V

TIMING WAVEFORMS (PROGRAM)



Note: 1. Vcc must be applied simultaneously or before VPP and cut off simultaneously or after VPP.

- 2. Removing the device from socket and setting the device in socket with VPP=12.5V may cause permanent damage to the device.
- 3. The V_{PP} supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the V_{PP} terminal.

When the switching pulse voltage is applied to the VPP terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TMM27128AD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) through the chips transparent window.

The integrated dose (ultraviolet light intensity [W/cm²] × exposure time [sec.]) for erasure should be a minimum of 15 [W.sec/cm²]

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes.

And using commercial lamps whose ultraviolet light intensity is 12000 [μ w/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [μ w/cm²] \times (20 \times 60) [sec] \cong 15 [$w \cdot sec/cm²$].)

The TMM27128AD's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. Sunlight and flourescent lamps include 3000~4000Å wavelength components. Therefore when used under such lighting for extended periods of time, opaque seals-Toshiba EPROM Protect Seal AC901-are available

OPERATION INFORMATION

The TMM27128AD's six operation modes are listed in the following table.

Mode selection can be achieved by applying TTL level signal to all inputs.

In the read operation mode, a single 5V power supply is required and the levels required for all inputs are TTL.

	PIN NAMES (NUMBER)		CE	ŌĒ	VPP	Vcc	00~07	POWER
MODE		(27)	(20)	(22)	(1)	(28)	(11~13, 15~19)	
READ	Read	Н	L	L			Data Out	Active
OPERATION	Output Deselect	*	*	Н	5V	5V	High Impedance	Active
$(Ta = 0 \sim 70^{\circ}C)$	Standby	*	Н	*			High Impedance	Standby
PROGRAM OPERATION (Ta = 25 ± 5 °C)	Program	L	L	*			Data In	Active
	Program Inhibit	*	Н	*	12.5V	GV	High Impedance	Active
		Н	L	Н		6V	High Impedance	Active
	Program Verify	Н	L	L			Data Out	Active

Note H : VIH, L : VIL, * : VIH or VIL

READ MODE

The TMM27128AD has three control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable ($\overline{\text{OE}}$) and the program control ($\overline{\text{PGM}}$) control the output buffers, independent of device selection

Assuming that $\overline{CE} = \overline{OE} = V_{IL}$ and $\overline{PGM} = V_{IH}$, the output data is valid at the output after address access time from stabilizing of all addresses.

access time (tacc). Assuming that $\overline{CE} = V_{IL}$, $\overline{PGM} = V_{IH}$ and all ad-

The CE to output valid (tce) is equal to the address

Assuming that $CE=V_{IL}$, $PGM=V_{IH}$ and all addresses are valid, the output is valid at the outputs after to from the falling edge of \overline{OE} .

And assuming that $\overline{CE} = \overline{OE} = V_{IL}$ and all addresses are valid, the output data is valid at the outputs after tpgm from the rising edge of \overline{PGM} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$, the outputs will be in high impedance state.

Thus, two or more TMM27128AD's can be connected

together on a common bus line.

When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TMM27128AD has a low power standby mode countrolled by the $\overline{\text{CE}}$ signal.

By applying a TTL high level to the $\overline{\text{CE}}$ input, the TMM27128AD is placed in the standby mode which

reduces 70% of operating current. The outputs are in a high impedence state, independent of the \overline{OE} and the \overline{PGM} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TMM27128AD are in the "1" state which is the erased state.

The programming operation introduces "Os" data into the desired bit locations by electrical programming.

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.5V) is applied to Ver terminal, a high level CE or PGM input inhibits the TMM27128AD from being programmed.

Programming of two or more TMM27128AD's in parallel with different data is easily accomplished.

HIGH SPEED PROGRAMMING MODE

The program time can be greatly decreased by using this high speed programming mode. The device is set up in the high speed programming mode when the programming voltage (+12.5V) is applied to the VPP terminal with Vcc=6V and PGM=VIH.

The programming is achieved by applying a single TTL low level 1ms pulse the \overline{PGM} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another

The levels required for all inputs are TTL.

The TMM27128AD can be programmed at any location, anytime — either individually, sequentially or at random.

The verify is accomplished with \overline{OE} and \overline{CE} at Villand \overline{PGM} at Vill.

That is, all inputs except for $\overline{\text{CE}}$ or $\overline{\text{PGM}}$ may be commonly connected, and a TTL low level program pulse is applied to the $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ of the desired device only and TTL high level signal is applied to the other devices.


program pulse of 1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times)

After correctly programming the selected address, one additional program pulse with pulse width 3 times that needed for programming is applied.

When programming has been completed, the data in all addresses should be verified with Vcc = Vpp = 5V.

The High Speed Program II Algorithm (shown in figure 2, page G-5) may also be used to reduce the programming time further.

HIGH SPEED PROGRAM MODE FLOW CHART



ELECTRIC SIGNATURE MODE

Electric signature mode allows a code to be read from the TMM27128AD which identifies its manufacture and device type.

The programming equipment may read out manufacturer code and device code from the TMM2764AD by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric signature mode is set up when 12V is applied to address line A9 and the rest of address lines are set to V_{IL} in read operation. Data output is this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two code possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of the TMM27128AD.

PINS SIGNATURE	A ₀ (10)	O ₇ (19)	O ₆ (18)	O ₅ (17)	O. (16)	O₃ (15)	O ₂ (13)	O ₁ (12)	O ₀ (11)	HEX. DATA
Manufacture Code	VIL	1	0	0	1	1	0	0	0	98
Device Code	ViH	1	1	0	1	0	0	1	1	D3

Notes: $A9 = 12V \pm 0.5V$

A1~A8, A10~A13, CE, OE=VIL

 $\overline{PGM} = V_{IH}$

OUTLINE DRAWINGS

Unit in mm

37.7 MAX.

71.02

28 27 26 25 24 23 22 21 20 19 18 17 16 15

1524±03

1524±03

1524±03

Note 1

Note 2

Note: 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.

- 2. This value is measured at the end of leads.
- 3. All dimensions are in milimeters.