TOSHIBA MOS MEMORY PRODUCTS

16384 WORD x 1 BIT DYNAMIC RAM

N CHANNEL SILICON GATE MOS

TMM416P-2, TMM416P-3, TMM416P-4

DESCRIPTION

The TMM416P is a 16,384 words by 1 bit MOS random access memory circuit fabricated with TOSHIBA's double poly N-channel silicon gate process for high performance and high functional density.

The TMM416P uses a single transistor dynamic storage cell and dynamic control circuitry to achieve

FEATURES

- 16,384 words by 1 bit organization
- Fast access time and cycle time

DEVICE	^t rac	^t RC
TMM416P-2	150 ns	320 ns
TMM416P-3	200 ns	375 ns
TMM416P-4	250 ns	410 ns


- Industry standard 16 pin plastic DIP
- Standard ± 10% power supply (+12V, ± 5V)
- Lower power: 462mW operating (max.) 20mW standby (max.)

high speed and low power dissipation. Multiplexed address inputs permit the TMM416P to be packaged in a standard 16 pin plastic DIP. This package size provides high system bit densities and is compatible with widely available automatic testing and insertion equipment.

- Output unlatched at cycle end allows two-dimensional chip select
- Common I/O capability using "Early Write" operation
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- All inputs and output TTL compatible
- 128 refresh cycles / 2 msec
- Compatible with MK4116


PIN CONNECTIONS

BLOCK DIAGRAM



PIN NAMES

A0.A6	Address Inputs
CAS	Column Address Strobe
DIN	Data In
DOUT	Data Out
RAS	Row Address Strobe
WRITE	Read/Write Input
V.BB	Power (-5V)
Vcc	Power (+5V)
VDD	Power (+12V)
VSS	Ground



-19-

ABSOLUTE MAXIMUM RATINGS

RATING	VALUE	UNITS	NOTES
Voltage on any pin relative to VBB	-0.5~+20	· · · · · · · · · · · · · · · · · · ·	1
Voltage on V _{DD} , V _{CC} supplies relative to V _{SS}	-1.0~+15		1
$V_{BB}-V_{SS}$ ($V_{DD}-V_{SS} > OV$)	0	· · · · · · · · · · · · · · · · · · ·	
Operating temperature	0~70	°C	1
Storage temperature	-55 ~ 150	°C	1
Soldering temperature Time	260 • 10	°C · sec	1
Power dissipation	600	mW	1
Short circuit output current	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 ~ 70°C) (Note 2)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
VDD		10.8	12.0	13.2	V	3
Vcc	VCC Supply Voltage		5.0	5.5	·v	3,4
Vss	sopping toninge	0	0	0	V	3
VBB		-4.5	-5.0	-5.5	V	3
Viнc	Input High Voltage, RAS, CAS, WRITE	2.7		7.0	V	3
VIH	Input High Voltage, except RAS, CAS, WRITE	2.4		7.0		3
VIL	Input Low Voltage, all inputs	-1.0	•	0.8	·	3

DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 12.0V \pm 10\%, V_{CC} = 5.0V \pm 10\%, V_{SS} = 0V, V_{BB} = -5.0V \pm 10\%, T_{B} = 0^{\circ}C \sim 70^{\circ}C)$ (Note 2)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES
DD1	OPERATING CURRENT	+	35	mA	5
Icc1	Average power supply operating current	•	<u>+</u> ···	· · · · · · · · · · · · · · · · · · ·	6
BB1	(RAS, CAS cycling : t _{BC} = minimum value)		200		• •
IDD2	STANDBY CURRENT		1.5	mA	+
Icc2	Power supply standby current	-10	10	μA	•
BB2	$(\overline{RAS} = V_{IHC}, D_{OUT} = High Impedance)$		100	μA	•
IDD3	REFRESH CURRENT		27	mA	5
lcc3	Average power supply current, refresh mode.	-10	10	μA	
IBB3	(RAS cycling, CAS = VIHC : tRC = minimum value)		200	μΑ	
IDD4	PAGE MODE CURRENT	-+	27	mA	5
ICC4	Average power supply current, page mode operation		••••••		6
IBB4	(RAS = V _{IL} , CAS cycling : t _{PC} = minimum value)		200	μΑ	
	INPUT LEAKAGE CURRENT			· · · · · · · · · · · · · · · · · · ·	
勺(L)	Input leakage current, any input $(V_{BB} = -5V)$	-10	10	μA	
	$OV \leq V_{IN} \leq +7.0V$, all other pins not under test = OV)			•	
10(L)	OUTPUT LEAKAGE CURRENT	1	10	μΑ	
10 (L)	$(D_{OUT} \text{ is disabled}, OV \leq V_{OUT} \leq +5.5V)$	-10			
)/-	OUTPUT LEVELS				
V _{OH}	Output "H" level voltage (I _{OUT} = -5mA)	2.4	=	V	4
	OUTPUT LEVELS		· · · · · · · · · · · · · · · · · · ·		
VOL	Output "L" level voltage (IOUT = 4.2mA)		0.4	V	4




ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $V_{DD} = 12.0V \pm 10\%; V_{CC} = 5.0V \pm 10\%, V_{SS} = 0V, V_{BB} = -5.0V \pm 10\%, T_{a} = 0^{\circ}C \sim 70^{\circ}C)$

(NOTES 2, 7, 8, 10)


SYMBOL		TMM416P-2		TMM416P-3		TMM416P-4			1 NOTEC
	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS NO	NOTES
tRC	Random read or write cycle time	320		375	•	410		ns	9
tRWC	Read-write cycle time	320		375		425		ns ns	9 -
temw	Read-modify-write cycle time	320		405		500	•• • •••	ns	• 9
tec	Page mode cycle time	170		225		275	·	ns	•
TRAC	Access time from RAS		150	•	. 200	•	250	ns	11, 13
tCAC	Access time from CAS		100		135		165	ns –	12,13
to FF	Output buffer turn-off delay	0	40	0	50	· o	60	ns	14
- t _T	Transition time (rise and fall)	. 3	35	. 3	50	3	50	ns	10
^t RP	RAS precharge time	. 100		. 120		150		ns	
^t ras	RAS pulse width	150	32,000	200	32,000	250	32,000	ns ns	+
t RSH	RAS hold time	100		135		165	·····	ns	
tсsн	CAS hold time	150		200	• • •	250		ns	-
tCAS	CAS pulse width	100	10,000	135	10,000	165	10,000	ns	
TRCD	RAS to CAS delay time	20	50	25	65	35	85	ns	15
^t CRP	CAS to RAS precharge time	-20		-20	•	-20		ris	
tasr	Row Address set-up time	- o -		. 0		0		ns	
^t RAH	Row Address hold time	20		25		35		ns	·- ·· ··
tasc	Column Address set-up time	-10		-10		-10		ns	
т. Сан	Column Address hold time	45		55		75		ns	*
	Column Address hold time	95		120		160		ns	
^t ar	referenced to RAS	. 95		120					
TRCS	Read command set-up time	0		0		0		ns	
t rch	Read command hold time	0		0		0		ns	
tw c h	Write command hold time	45		55		75		ns –	
	Write command hold time	95		. 120		- 160		ns	
^t WCR	referenced to RAS	90		120		100			
t _{W P}	Write command pulse width	45		55		75		ns	
trwl	Write command to RAS lead time	50		70		85		ns	
t cw L	Write command to CAS lead time	50		70		85		ns	
tos	Data-in set-up time	0		0		0		ns	16
tон	Data-in hold time	45		55		75		ns	16
t _{DHR}	Data-in hold time referenced to RAS	95		120		160		ns	
tCP	CAS precharge time (for page- mode cycle only)	60		80	,	100		ns	
tREF	Refresh period		2		2	i	2	ms	
twcs	WRITE command set-up time	-20		-20		-20		ns	17
tcwD	CAS to WRITE delay	60		80		90		ns	17
tRWD	RAS to WRITE delay	110		145	1	175		ns	17

TIMING WAVEFORMS




<u>– 22 –</u>


READ-WRITE/READ-MODIFY-WRITE CYCLE



"RAS-ONLY" REFRESH CYCLE




PAGE MODE READ CYCLE



Don't Care

PAGE MODE WRITE CYCLE




-24-

CAPACITANCE

 $V_{DD} = 12.0V \pm 10\%$, $V_{CC} = 5.0V \pm 10\%$, $V_{SS} = OV$, $V_{BB} = -5.0V \pm 10\%$, f = 1MHz, Ta = 0°C ~ 70°C)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
Ci1	Input Capacitance (A ₀ -A ₆), D _{IN}	4	5	pF
Ci ₂	Input Capacitance RAS, CAS, WRITE	8	10	pF
Co	Output Capacitance (D _{OUT})	5	7	рF

POWER DERATING CHARACTERISTICS



NOTES

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. T_R is specified here for operation at frequencies to t_{RC} ≥ t_{RC} (min.). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met. See Fig. 1 for dersting curve.
- 3. All voltages are referenced to V_{SS} .
- 4. Output voltage will swing from VSS to V_{CC} when activated with no current loading. For purposes of maintaining data in standby mode. V_{CC} may be reduced to V_{SS} without affecting rafresh operations or data retention. However, the V_{OH} (min.) specification is not guaranteed in this mode.
- I_{DD1}, I_{DD3} and I_{DD4} depend on cycle rate. See figures 2, 3 and 4 for I_{DD} limits at other cycle rates.
- 6. I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance to data out. At all other times I_{CC} consists of leakage currents only.
- 7. After the application of supply voltages or after extended periods of bias (greater than $\tau_{RE,F}$: 2ms) without clocks, the device must perform about eight initialization cycles prior to normal operation.
- 8. AC measurements assume t_T = 5ns.
- 9. The specifications for t_{RC} (min.), t_{RMW} (min.) and t_{RWC} (min.) are used only to indicate cycle time at which proper operation over the full temperature range (0 C $\leq T_p \leq 70^{\circ}$ C) is assured.
- 10. VIHC (min.) or VIH (min.) and VIL (max.) are reference levels for



measuring timing of input signals. Also, transition times are measured between VIHC or VIH and VIL.

- 11. Assumes that tRCD \leq tRCD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 12. Assumes that tRCD ≥ tRCD (max.)
- 13. Measured with a load equivalent to 2 TTL loads and 100pF.
- tOFF (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 15. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only: if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
 16. These parameters are referenced to CAS leading edge in early write
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- twcs. tcwp and tgwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only.

If twcs \ge twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle:

If $t_{CWD} \ge t_{CWD}$ (min.) and $t_{RWD} \ge t_{RWD}$ (min.), the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

-25-

APPLICATION INFORMATION

ADDRESSING

The 14 address bits required to decode 1 of the 16,384 cell locations within the TMM416P are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the \overline{CAS} clock sequence are inhibited until the occurence of a delayed signal derived from the \overline{RAS} clock chain. This "gated \overline{CAS} " feature allows the \overline{CAS} clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and \overline{CAS} while \overline{RAS} is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In (DIN) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the DIN is strobed by CAS and the setup and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, DIN is referenced to WRITE in the timing diagrams depicting the readwrite and page-mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to \overline{CAS}).

Data is retrieved from the memory in a read cycle by maintaining \overline{WRITE} in the inactive or high state throughout the portion of the memory cycle in which \overline{CAS} is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the TMM416P is the high impedance (opencircuit) state. That is to say, anytime CAS is at a high level, the D_{OUT} pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid from access time until CAS is taken back to the inactive (high level) condition.

If the memory cycle in progress is a read, readmodify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Once having gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not RAS goes into precharge.

If the cycle in progress is an "early-write" cycle $\overline{(WRITE}$ active before \overline{CAS} goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the D_{OUT} pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle time (stretching the cycle).

PAGE MODE OPERATION

The "Page-Mode" feature of the TMM416P allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by

-26-

stree ng the row address into the chip and maintainrg the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is comtion. This "page-mode" of operation will not dissicate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

REFRESH

Refresh of the dynamic cell matrix is accomplished ev performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. A though any normal memory cycle will perform the refresh operation, this function is most easily accomc ished with "RAS-only" cycles, RAS only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the IDD3 specification.


POWER CONSIDERATIONS

Most of the circuitry used in the TMM416P is synamic and most of the power drawn is the result of an address strobe edge. (refer to the TMM416P current waveforms in Fig. 5) In system applications requiring lower power dissipation, the operating frequency (cycle rate) of the TMM416P can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the IDD1 (max.) spec limit curve illustrated in Fig. 2.

It is possible to operate certain versions of the TMM416P family (-2 and 3 speed selections for example) at frequencies higher than specified, provided all AC operating parameters are met. Operation at shorter cycle times (< t_{RC} min.) results in higher power dissipation and, therefore, a reduction in ambient temperature is required. Refer to Fig. 1 for derating curve.


POWER UP

The TMM416P requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, TOSHIBA recommends sequencing of power supplies such that V_{BB} is applied first and removed last. V_{BB} should never be more positive than V_{SS} when power is applied to V_{DD} .





TYPICAL CURRENT WAVEFORMS

-27-




TYPICAL CHARACTERISTICS





-29-

OUTLINE DRAWING



Note: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their longitudinal position with respect to No. 1 and No. 16 leads.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Mar., 1980 Toshiba Corporation

-30-