
- 10-Bit Resolution A/D Converter
- 11 Analog Input Channels
- Three Built-In Self-Test Modes
- Inherent Sample-and-Hold Function
- Total Unadjusted Error . . . ±1 LSB Max
- On-Chip System Clock
- End-of-Conversion (EOC) Output
- Terminal Compatible With TLC542
- CMOS Technology

description

The TLC1542C, TLC1542I, TLC1542M, TLC1542Q, TLC1543C, TLC1543I, and TLC1543Q are CMOS 10-bit switched-capacitor successive-approximation analog-to-digital converters. These devices have three inputs and a 3-state output [chip select ($\overline{\text{CS}}$), input-output clock (I/O CLOCK), address input (ADDRESS), and data output (DATA OUT)] that provide a direct 4-wire interface to the serial port of a host processor. These devices allow high-speed data transfers from the host.

In addition to a high-speed A/D converter and versatile control capability, these devices have an on-chip 14-channel multiplexer that can select any one of 11 analog inputs or any one of three internal self-test voltages. The sample-and-hold function is automatic. At the end of A/D conversion, the end-of-conversion (EOC) output goes high to indicate that conversion is complete. The converter incorporated in the devices features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating free-air temperature range.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998, Texas Instruments Incorporated


SLAS052E – MARCH 1992 – OCTOBER 1998

	AVAILABLE OPTIONS							
			PACKA	GE				
TA	SMALL OUTLINE (DB)	SMALL OUTLINE (DW)	CHIP CARRIER (FN)	PLASTIC DIP (N)	CHIP CARRIER (FK)	CERAMIC DIP (J)		
0°C to 70°C		TLC1542CDW	TLC1542CFN	TLC1542CN				
0010700	TLC1543CDB	TLC1543CDW	TLC1543CFN	TLC1543CN				
-40°C to 85°C		TLC1542IDW	TLC1542IFN	TLC1542IN				
-40°C 10 85°C	TLC1543IDB	TLC1543IDW	TLC1543IFN	TLC1543IN				
-40°C to 125°C	TLC1542QDB	TLC1542QDW	TLC1542QFN	TLC1542QN				
-40 C 10 125 C	TLC1543QDB	TLC1543QDW	TLC1543QFN	TLC1543QN				
-55°C to 125°C					TLC1542MFK	TLC1542MJ		

functional block diagram



typical equivalent inputs





SLAS052E - MARCH 1992 - OCTOBER 1998

Terminal Functions

TERM	IINAL		DECODIDEION
NAME	NO.	1/0	DESCRIPTION
ADDRESS 17		I	Serial address input. A 4-bit serial address selects the desired analog input or test voltage that is to be converted next. The address data is presented with the MSB first and shifts in on the first four rising edges of I/O CLOCK. After the four address bits have been read into the address register, this input is ignored for the remainder of the current conversion period.
A0-A10	1–9, 11, 12	I	Analog signal inputs. The 11 analog inputs are applied to these terminals and are internally multiplexed. The driving source impedance should be less than or equal to $1 \text{ k}\Omega$.
CS	15	I	Chip select. A high-to-low transition on this input resets the internal counters and controls and enables DATA OUT, ADDRESS, and I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock. A low-to-high transition disables ADDRESS and I/O CLOCK within a setup time plus two falling edges of the internal system clock.
DATA OUT	16	0	The 3-state serial output for the A/D conversion result. This output is in the high-impedance state when \overline{CS} is high and active when \overline{CS} is low. With a valid chip select, DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB value of the previous conversion result. The next falling edge of I/O CLOCK drives this output to the logic level corresponding to the next most significant bit, and the remaining bits shift out in order with the LSB appearing on the ninth falling edge of I/O CLOCK. On the tenth falling edge of I/O CLOCK, DATA OUT is driven to a low logic level so that serial interface data transfers of more than ten clocks produce zeroes as the unused LSBs.
EOC	19	0	End of conversion. This output goes from a high to a low logic level on the trailing edge of the tenth I/O CLOCK and remains low until the conversion is complete and data are ready for transfer.
GND	10	I	The ground return terminal for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to this terminal.
I/O CLOCK	18	I	 Input/output clock. This terminal receives the serial I/O CLOCK input and performs the following four functions: 1) It clocks the four input address bits into the address register on the first four rising edges of the I/O CLOCK with the multiplex address available after the fourth rising edge. 2) On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected multiplex input begins charging the capacitor array and continues to do so until the tenth falling edge of I/O CLOCK. 3) It shifts the nine remaining bits of the previous conversion data out on DATA OUT. 4) It transfers control of the conversion to the internal state controller on the falling edge of the tenth clock.
REF+	14	I	The upper reference voltage value (nominally V_{CC}) is applied to this terminal. The maximum input voltage range is determined by the difference between the voltage applied to this terminal and the voltage applied to the REF- terminal.
REF-	13	I	The lower reference voltage value (nominally ground) is applied to this terminal.
Vcc	20	I	Positive supply voltage

detailed description

With chip select (\overline{CS}) inactive (high), the ADDRESS and I/O CLOCK inputs are initially disabled and DATA OUT is in the high-impedance state. When the serial interface takes \overline{CS} active (low), the conversion sequence begins with the enabling of I/O CLOCK and ADDRESS and the removal of DATA OUT from the high-impedance state. The serial interface then provides the 4-bit channel address to ADDRESS and the I/O CLOCK sequence to I/O CLOCK. During this transfer, the serial interface also receives the previous conversion result from DATA OUT. I/O CLOCK receives an input sequence that is between 10 and 16 clocks long from the host serial interface. The first four I/O clocks load the address register with the 4-bit address on ADDRESS, selecting the desired analog channel, and the next six clocks providing the control timing for sampling the analog input.



SLAS052E - MARCH 1992 - OCTOBER 1998

detailed description (continued)

There are six basic serial-interface timing modes that can be used with the device. These modes are determined by the speed of I/O CLOCK and the operation of \overline{CS} as shown in Table 1. These modes are (1) a fast mode with a 10-clock transfer and \overline{CS} inactive (high) between conversion cycles, (2) a fast mode with a 10-clock transfer and \overline{CS} active (low) continuously, (3) a fast mode with an 11- to 16-clock transfer and \overline{CS} inactive (high) between conversion cycles. (4) a fast mode with a 16-clock transfer and CS active (low) continuously. (5) a slow mode with an 11- to 16-clock transfer and \overline{CS} inactive (high) between conversion cycles, and (6) a slow mode with a 16-clock transfer and CS active (low) continuously.

The MSB of the previous conversion appears at DATA OUT on the falling edge of CS in mode 1, mode 3, and mode 5, on the rising edge of EOC in mode 2 and mode 4, and following the sixteenth clock falling edge in mode 6. The remaining nine bits are shifted out on the next nine falling edges of I/O CLOCK. Ten bits of data are transmitted to the host-serial interface through DATA OUT. The number of serial clock pulses used also depends on the mode of operation, but a minimum of ten clock pulses is required for conversion to begin. On the tenth clock falling edge, the EOC output goes low and returns to the high logic level when conversion is complete and the result can be read by the host. Also, on the tenth clock falling edge, the internal logic takes DATA OUT low to ensure that the remaining bit values are zero when the I/O CLOCK transfer is more than ten clocks long.

Table 1 lists the operational modes with respect to the state of \overline{CS} , the number of I/O serial transfer clocks that can be used, and the timing edge on which the MSB of the previous conversion appears at the output.

MODES		CS	NO. OF I/O CLOCKS	MSB AT DATA OUT [†]	TIMING DIAGRAM
Mode 1		High between conversion cycles	10	CS falling edge	Figure 9
Fast Modes	Mode 2	Low continuously	10	EOC rising edge	Figure 10
Fast wodes	Mode 3	High between conversion cycles	11 to 16‡	CS falling edge	Figure 11
	Mode 4	Low continuously	16‡	EOC rising edge	Figure 12
Slow Modes	Mode 5	High between conversion cycles	11 to 16‡	CS falling edge	Figure 13
Slow widdes	Mode 6	Low continuously	16‡	16th clock falling edge	Figure 14

[†]These edges also initiate serial-interface communication.

[‡]No more than 16 clocks should be used.

fast modes

The device is in a fast mode when the serial I/O CLOCK data transfer is completed before the conversion is completed. With a 10-clock serial transfer, the device can only run in a fast mode since a conversion does not begin until the falling edge of the tenth I/O CLOCK.

mode 1: fast mode, CS inactive (high) between conversion cycles, 10-clock transfer

In this mode, CS is inactive (high) between serial I/O CLOCK transfers and each transfer is ten clocks long. The falling edge of CS begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of CS disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

mode 2: fast mode, CS active (low) continuously, 10-clock transfer

In this mode, CS is active (low) between serial I/O CLOCK transfers and each transfer is ten clocks long. After the initial conversion cycle, \overline{CS} is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output.



mode 3: fast mode, CS inactive (high) between conversion cycles, 11- to 16-clock transfer

In this mode, \overline{CS} is inactive (high) between serial I/O CLOCK transfers, and each transfer can be 11 to 16 clocks long. The falling edge of \overline{CS} begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of \overline{CS} disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

mode 4: fast mode, CS active (low) continuously, 16-clock transfer

In this mode, \overline{CS} is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, \overline{CS} is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output.

slow modes

In a slow mode, the conversion is completed before the serial I/O CLOCK data transfer is completed. A slow mode requires a minimum 11-clock transfer into I/O CLOCK, and the rising edge of the eleventh clock must occur before the conversion period is complete; otherwise, the device loses synchronization with the host-serial interface and \overline{CS} has to be toggled to initialize the system. The eleventh rising edge of the I/O CLOCK must occur within 9.5 μ s after the tenth I/O clock falling edge.

mode 5: slow mode, CS inactive (high) between conversion cycles, 11- to 16-clock transfer

In this mode, \overline{CS} is inactive (high) between serial I/O CLOCK transfers and each transfer can be 11 to 16 clocks long. The falling edge of \overline{CS} begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of \overline{CS} disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

mode 6: slow mode, CS active (low) continuously, 16-clock transfer

In this mode, \overline{CS} is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, \overline{CS} is held active (low) for subsequent conversions. The falling edge of the sixteenth I/O CLOCK then begins each sequence by removing DATA OUT from the low state, allowing the MSB of the previous conversion to appear immediately at DATA OUT. The device is then ready for the next 16-clock transfer initiated by the serial interface.

address bits

The 4-bit analog channel-select address for the next conversion cycle is presented to the ADDRESS terminal (MSB first) and is clocked into the address register on the first four leading edges of I/O CLOCK. This address selects one of 14 inputs (11 analog inputs or three internal test inputs).

analog inputs and test modes

The 11 analog inputs and the three internal test inputs are selected by the 14-channel multiplexer according to the input address as shown in Tables 2 and 3. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching.

Sampling of the analog input starts on the falling edge of the fourth I/O CLOCK, and sampling continues for six I/O CLOCK periods. The sample is held on the falling edge of the tenth I/O CLOCK. The three test inputs are applied to the multiplexer, sampled, and converted in the same manner as the external analog inputs.



SLAS052E - MARCH 1992 - OCTOBER 1998

analog inputs and test modes (continued)

ANALOG INPUT SELECTED	VALUE SHIFTED INT ADDRESS INPUT				
SELECTED	BINARY	HEX			
A0	0000	0			
A1	0001	1			
A2	0010	2			
A3	0011	3			
A4	0100	4			
A5	0101	5			
A6	0110	6			
A7	0111	7			
A8	1000	8			
A9	1001	9			
A10	1010	А			

Table 2. Analog-Channel-Select Address

Table 3. Test-Mode-Select Address

INTERNAL SELF-TEST VOLTAGE	VALUE SHIFTE ADDRESS II		OUTPUT RESULT (HEX)‡
SELECTED	BINARY	HEX	
$\frac{V_{ref+} - V_{ref-}}{2}$	1011	В	200
V _{ref-}	1100	С	000
V _{ref+}	1101	D	3FF

[†] V_{ref+} is the voltage applied to the REF+ input, and V_{ref} is the voltage applied to the REFinput.

[‡]The output results shown are the ideal values and vary with the reference stability and with internal offsets.

converter and analog input

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the S_C switch and all S_T switches simultaneously. This action charges all the capacitors to the input voltage.

In the next phase of the conversion process, all S_T and S_C switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF–) voltage. In the switching sequence, ten capacitors are examined separately until all ten bits are identified and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 512). Node 512 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF–. If the voltage at the summing node is greater than the trip point of the threshold detector (approximately one-half V_{CC}), a 0 bit is placed in the output register and the 512-weight capacitor is switched to REF–. If the voltage at the summing node is less than the trip point of the threshold detector, a 1 bit is placed in the register and the 512-weight capacitor, and so forth down the line until all bits are counted.



converter and analog input (continued)

With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to count and weigh the bits from MSB to LSB.




Figure 1. Simplified Model of the Successive-Approximation System

chip-select operation

The trailing edge of \overline{CS} starts all modes of operation, and \overline{CS} can abort a conversion sequence in any mode. A high-to-low transition on \overline{CS} within the specified time during an ongoing cycle aborts the cycle, and the device returns to the initial state (the contents of the output data register remain at the previous conversion result). Exercise care to prevent \overline{CS} from being taken low close to completion of conversion because the output data can be corrupted.

reference voltage inputs

There are two reference inputs used with the device: REF + and REF –. These voltage values establish the upper and lower limits of the analog input to produce a full-scale and zero reading respectively. The values of REF +, REF –, and the analog input should not exceed the positive supply or be lower than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REF + and at zero when the input signal is equal to or lower than REF –.



SLAS052E – MARCH 1992 – OCTOBER 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} (see Note 1) Input voltage range, V_1 Output voltage range, V_0 Positive reference voltage, V_{ref+} Negative reference voltage, V_{ref-} Peak input current (any input) Peak total input current (all inputs) Operating free-air temperature range, T_A : TLC1542C, TLC1543C	$\begin{array}{cccc} -0.3 \ V \ to \ V_{CC} + 0.3 \ V \\ -0.3 \ V \ to \ V_{CC} + 0.3 \ V \\ V_{CC} + 0.1 \ V \\ -0.1 \ V \\ -0.1 \ V \\ \pm 20 \ mA \\ -0.1 \ V \\ \pm 30 \ mA \\ -0.1 \ V $
TLC1542I, TLC1543I TLC1542Q, TLC1543Q	-40°C to 85°C -40°C to 125°C -55°C to 125°C
Storage temperature range, T _{stg} Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to digital ground with REF- and GND wired together (unless otherwise noted).

recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}		4.5	5	5.5	V	
Positive reference voltage, V_{ref+} (see No	ote 2)		VCC		V	
Negative reference voltage, V _{ref-} (see N	ative reference voltage, V_{ref-} (see Note 2) 0 evential reference voltage, V_{ref-} (see Note 2) 2.5 V/cc + 0.2				V	
Differential reference voltage, $V_{ref+} - V_{ref}$	2.5	VCC	V _{CC} +0.2	V		
Analog input voltage (see Note 2)	0		VCC	V		
High-level control input voltage, V_{IH}	V_{CC} = 4.5 V to 5.5 V	2			V	
Low-level control input voltage, VIL	V_{CC} = 4.5 V to 5.5 V			0.8	V	
Setup time, address bits at data input bef	ore I/O CLOCK [↑] , t _{su(A)} (see Figure 4)	100			ns	
Hold time, address bits after I/O CLOCK	0			ns		
Hold time, CS low after last I/O CLOCK↓, th(CS) (see Figure 5)					ns	
Setup time, CS low before clocking in first address bit, t _{SU(CS)} (see Note 3 and Figure 5)		1.425			μs	
Clock frequency at I/O CLOCK (see Note	4)	0		2.1	MHz	
Pulse duration, I/O CLOCK high, twH(I/O)	190			ns	
Pulse duration, I/O CLOCK low, twL(I/O)		190			ns	
Transition time, I/O CLOCK, tt(I/O) (see N	lote 5 and Figure 6)			1	μs	
Transition time, ADDRESS and \overline{CS} , t _{t(CS}	i)			10	μs	
	TLC1542C, TLC1543C	0		70		
	TLC1542I, TLC1543I	-40		85	°C	
Operating free-air temperature, T_A	TLC1542Q, TLC1543Q	-40		125		
	TLC1542M	-55		125		

NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all ones (111111111), while input voltages less than that applied to REF- convert as all zeros (000000000). The device is functional with reference voltages down to 1 V (V_{ref+} - V_{ref-}); however, the electrical specifications are no longer applicable.

3. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.

4. For 11- to 16-bit transfers, after the tenth I/O CLOCK falling edge (≤ 2 V) at least 1 I/O CLOCK rising edge (≥ 2 V) must occur within 9.5 μs.

5. This is the time required for the clock input signal to fall from V_{IL}max or to rise from V_{IL}max to V_{IL}max to V_{IL}min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 1 μs for remote data-acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



SLAS052E - MARCH 1992 - OCTOBER 1998

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5$ V to 5.5 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted)

	PARAMET	ER	TEST CO	ONDITIONS	MIN	TYP†	MAX	UNIT	
		it voltogo	V _{CC} = 4.5 V,	I _{OH} = -1.6 mA	2.4			V	
Vон	High-level output voltage		$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I _{OH} = -20 μA	V _{CC} -0.1			v	
Vai	Low-level outpu	t voltogo	V _{CC} = 4.5 V,	I _{OL} = 1.6 mA			0.4	V	
Vol	Low-level outpu	t voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I _{OL} = 20 μA			0.1	v	
	Off-state		$V_O = V_{CC},$	CS at V _{CC}			10	٩	
loz	(high-impedance output current	e-state)	V _O = 0,	CS at V _{CC}			-10	μA	
Ιн	High-level input	current	$V_{I} = V_{CC}$			0.005	2.5	μΑ	
۱ _{IL}	Low-level input	current	VI = 0			-0.005	-2.5	μΑ	
lcc	Operating suppl	y current	CS at 0 V			0.8	2.5	mA	
	Selected channel		Selected channel at V_{CC} ,	Unselected channel at 0 V			1	۸	
	current TLC154 C, I, or Q	2/TEC1543	Selected channel at 0 V,	Unselected channel at V_{CC}			-1	μA	
			Selected channel at V _{CC} , $T_A = 25^{\circ}C$	Unselected channel at 0 V,			1		
	Selected channe current TLC154	U	Selected channel at 0 V, $T_A = 25^{\circ}C$	Unselected channel at V_{CC} ,			-1	μA	
			Selected channel at V_{CC} ,	Unselected channel at 0 V			2.5		
			Selected channel at 0 V,	Unselected channel at V_{CC}			-2.5		
	Maximum static reference currer	0	$V_{ref+} = V_{CC},$	$V_{ref-} = GND$			10	μA	
Ci	Input	Analog inputs				7		nE	
Ui	capacitance	Control inputs				5		pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



SLAS052E – MARCH 1992 – OCTOBER 1998

operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5$ V to 5.5 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted)

			TEST CONDITIONS	MIN	түр†	MAX	UNIT
		TLC1542C, I, or Q				±0.5	LSB
EL	Linearity error (see Note 6)	TLC1543C, I, or Q				±1	LSB
		TLC1542M				±1	LSB
		TLC1542C, I, or Q	See Note 2			±1	LSB
E _{ZS}	Zero-scale error (see Note 7)	TLC1543C, I, or Q	See Note 2			±1	LSB
		TLC1542M	See Note 2			±1	LSB
		TLC1542C, I, or Q	See Note 2			±1	LSB
E _{FS}	Full-scale error (see Note 7)	TLC1543C, I, or Q	See Note 2			±1	LSB
	TL Zero-scale error (see Note 7) TL Full-scale error (see Note 7) TL TL TL TL TL TL TL	TLC1542M	See Note 2			±1	LSB
		TLC1542C, I, or Q				±1	LSB
		TLC1543C, I, or Q				±1	LSB
		TLC1542M		±1	LSB		
			ADDRESS = 1011 512				
	Self-test output code (see Table 3 and	out code (see Table 3 and Note 9)			0		1
		ADDRESS = 1101		1023			
t _{conv}	Conversion time		See timing diagrams			21	μs
t _C	Total cycle time (access, sample, and	l conversion)	See timing diagrams and Note 10			21 +10 I/O CLOCK periods	μs
^t acq	Channel acquisition time (sample)		See timing diagrams and Note 10			6	I/O CLOCK periods
t _v	Valid time, DATA OUT remains valid a	after I/O CLOCK↓	See Figure 6	10			ns
^t d(I/O-DATA)	Delay time, I/O CLOCK \downarrow to DATA OL	IT valid	See Figure 6			240	ns
td(I/O-EOC)	Delay time, tenth I/O CLOCK \downarrow to EO	C↓	See Figure 7		70	240	ns
td(EOC-DATA)	Delay time, EOC↑ to DATA OUT (MS	B)	See Figure 8			100	ns

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all ones (111111111), while input voltages less than that applied to REF - convert as all zeros (000000000). The device is functional with reference voltages down to 1 V (V_{ref+} - V_{ref-}); however, the electrical specifications are no longer applicable.

6. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

7. Zero-scale error is the difference between 000000000 and the converted output for zero input voltage; full-scale error is the difference between 1111111111 and the converted output for full-scale input voltage.

8. Total unadjusted error comprises linearity, zero-scale, and full-scale errors.

9. Both the input address and the output codes are expressed in positive logic.

10. I/O CLOCK period = 1/(I/O CLOCK frequency) (see Figure 6)




SLAS052E - MARCH 1992 - OCTOBER 1998

operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5 V$ to 5.5 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted) (continued)

		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PZH ^{, t} PZL	Enable time, $\overline{\text{CS}}\downarrow$ to DATA OUT (MSB driven)	See Figure 3			1.3	μs
^t PHZ ^{, t} PLZ	Disable time, $\overline{\text{CS}}^{\uparrow}$ to DATA OUT (high impedance)	See Figure 3			150	ns
tr(EOC)	Rise time, EOC	See Figure 8			300	ns
^t f(EOC)	Fall time, EOC	See Figure 7			300	ns
^t r(DATA)	Rise time, data bus	See Figure 6			300	ns
^t f(DATA)	Fall time, data bus	See Figure 6			300	ns
^t d(I/O-CS)	Delay time, tenth I/O CLOCK \downarrow to $\overline{\text{CS}} \downarrow$ to abort conversion (see Note 11)				9	μs

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTE 11. Any transitions of \overline{CS} are recognized as valid only if the level is maintained for a setup time plus two falling edges of the internal clock (1.425 µs) after the transition.





SLAS052E - MARCH 1992 - OCTOBER 1998

PARAMETER MEASUREMENT INFORMATION




Figure 5. I/O CLOCK Setup and Hold Time Voltage Waveforms





Figure 6. I/O CLOCK and DATA OUT Voltage Waveforms









Figure 8. EOC and DATA OUT Voltage Waveforms



SLAS052E - MARCH 1992 - OCTOBER 1998

PARAMETER MEASUREMENT INFORMATION

timing diagrams



NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.


Figure 9. Timing for 10-Clock Transfer Using CS



SLAS052E - MARCH 1992 - OCTOBER 1998

PARAMETER MEASUREMENT INFORMATION

timing diagrams (continued)



NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.


Figure 10. Timing for 10-Clock Transfer Not Using CS



SLAS052E - MARCH 1992 - OCTOBER 1998

PARAMETER MEASUREMENT INFORMATION

timing diagrams (continued)



- NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.
 - B. A low-to-high transition of CS disables ADDRESS and the I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock.


Figure 11. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Interval Shorter Than Conversion)



SLAS052E - MARCH 1992 - OCTOBER 1998

PARAMETER MEASUREMENT INFORMATION

timing diagrams (continued)



NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.

B. The first I/O CLOCK must occur after the rising edge of EOC.


Figure 12. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Interval Shorter Than Conversion)



SLAS052E - MARCH 1992 - OCTOBER 1998

PARAMETER MEASUREMENT INFORMATION

timing diagrams (continued)



NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum \overline{CS} setup time has elapsed.

B. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization.


Figure 13. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Interval Longer Than Conversion)



SLAS052E - MARCH 1992 - OCTOBER 1998

PARAMETER MEASUREMENT INFORMATION

timing diagrams (continued)





- NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.
 - B. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization.
 - C. The I/O CLOCK sequence is exactly 16 clock pulses long.

Figure 14. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Interval Longer Than Conversion)



SLAS052E - MARCH 1992 - OCTOBER 1998





B. The full-scale value (V_{FS}) is the step whose nominal midstep value has the highest absolute value. The zero-scale value (V_{ZS}) is the step whose nominal midstep value equals zero.

Figure 15. Ideal Conversion Characteristics




Figure 16. Serial Interface



SLAS052E - MARCH 1992 - OCTOBER 1998

APPLICATION INFORMATION

simplified analog input analysis

Using the equivalent circuit in Figure 17, the time required to charge the analog input capacitance from 0 to VS within 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by

$$V_{\rm C} = V_{\rm S} \left(1 - e^{-t_{\rm C}/R_{\rm t}C_{\rm i}} \right) \tag{1}$$

where

 $R_t = R_s + r_i$

The final voltage to 1/2 LSB is given by

 V_{C} (1/2 LSB) = $V_{S} - (V_{S}/2048)$ (2)

Equating equation 1 to equation 2 and solving for time t_c gives

$$V_{\rm S} - (V_{\rm S}/2048) = V_{\rm S} \left(1 - e^{-t} c^{/R_{\rm t}C_{\rm i}} \right)$$
(3)


and

 $t_{c} (1/2 \text{ LSB}) = R_{t} \times C_{j} \times \ln(2048)$ (4)

Therefore, with the values given the time for the analog input signal to settle is

$$t_{c} (1/2 \text{ LSB}) = (R_{s} + 1 \text{ k}\Omega) \times 60 \text{ pF} \times \ln(2048)$$
 (5)

This time must be less than the converter sample time shown in the timing diagrams.



- resolution of the converter.
- R_S must be real at the input frequency.






SLAS052E - MARCH 1992 - OCTOBER 1998

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

DB (R-PDSO-G**) 28 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150




SLAS052E – MARCH 1992 – OCTOBER 1998

MECHANICAL DATA

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013




SLAS052E - MARCH 1992 - OCTOBER 1998

MECHANICAL DATA

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




SLAS052E – MARCH 1992 – OCTOBER 1998

MECHANICAL DATA

PLASTIC J-LEADED CHIP CARRIER

FN (S-PQCC-J**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018




SLAS052E - MARCH 1992 - OCTOBER 1998

MECHANICAL DATA

CERAMIC DUAL-IN-LINE PACKAGE

J (R-GDIP-T**) 14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, GDIP1-T20, and GDIP1-T22.




SLAS052E – MARCH 1992 – OCTOBER 1998

MECHANICAL DATA

PLASTIC DUAL-IN-LINE PACKAGE

N (R-PDIP-T**)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated