
INTEGRATED CIRCUITS



Product specification Supersedes data of 1998 Feb 09 File under Integrated Circuits, IC18 2000 Dec 18



TJA1010

FEATURES

- Eight independent low side drivers
- Small outline/medium power package for surface mounting, SO28 (20 + 4 + 4)
- · Serial input control by writing to internal shift register
- Overvoltage clamping for each driver
- Each driver protected against short-circuited load
- Undervoltage shutdown
- All logic pins CMOS microcontroller compatible
- Standby mode for minimum current consumption
- Two status outputs indicating short-circuited load and open load respectively at any driver stage
- Channel selective diagnostic information available by reading from internal shift register
- · Serial output allows cascading of several OLSDs
- Outputs can be used in parallel
- Two-stage thermal protection
- Power-on reset.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DD}	supply voltage	operating	5.5	-	25	V
		load dump	-	-	50	V
V _{o(clamp)}	drain-to-source clamp voltage	l _o = 20 mA	50	60	70	V
R _{o(on)}	on resistance	$I_0 = 0.2 \text{ A}$	-	-	3	Ω
l _o	output current	continuous at all outputs; T _{amb} = 85 °C	-	-	0.2	A

ORDERING INFORMATION

TYPE	PACKAGE			
NUMBER	NUMBER NAME DESCRIPTION		VERSION	
TJA1010T	SO28	plastic small outline package; 28 leads; body width 7.5 mm	SOT136-1	

GENERAL DESCRIPTION


The TJA1010 is an octal low side driver for relays in automotive applications.



Product specification

Octal Low Side Driver (OLSD)

TJA1010




2000 Dec 18

ω

PINNING

SYMBOL	PIN	DESCRIPTION
OUT1	1	output 1
GND1	2	ground 1
OUT2	3	output 2
SCL	4	serial clock input
SI	5	serial input
GND	6	ground
GND	7	ground
GND	8	ground
GND	9	ground
SO	10	serial output
SIE	11	serial input enable
OUT3	12	output 3
GND2	13	ground 2
OUT4	14	output 4
OUT5	15	output 5
GND3	16	ground 3
OUT6	17	output 6
STATSC	18	status output short-circuited load
STATOL	19	status output open load
GND	20	ground
GND	21	ground
GND	22	ground
GND	23	ground
V _{DD}	24	supply voltage
STBY	25	standby input
OUT7	26	output 7
GND4	27	ground 4
OUT8	28	output 8



FUNCTIONAL DESCRIPTION (see Figs 1, 3 and 4)

This octal low side driver is intended to drive relays in automotive applications. It is optimized to withstand the wide temperature and supply voltage range that is typical for this application area. It consists of 8 protected outputs, including diagnostic functions, controlled by a serial interface. These outputs can be used in parallel without the need for additional components.

Serial control interface

Serial control of the drivers is provided by an 8-bit shift register with parallel outputs and an 8-bit latch which controls the DMOS output stages. Using this configuration the number of pins needed for control of the eight drivers is reduced to three; Serial Input (SI), Serial CLock (SCL) and Serial Input Enable (SIE). When pin SIE is LOW, serial data at pin SI is shifted into the shift register at each HIGH-to-LOW transition at the SCL pin and serial data is shifted out at the Serial Output (SO) pin at a LOW-to-HIGH transition on the SCL pin. The last bit read in before a LOW-to-HIGH transition at the SIE pin is bit D8. A HIGH level at the SI pin causes a driver to switch-on. With a LOW-to-HIGH transition at the SIE pin, parallel output data in the shift register is written to the 8-bit latch, which controls the DMOS outputs. When SIE is HIGH, signals at pins SI, SCL and SO are disabled. For pin SO this results in a HIGH level because pin SO is an open-collector output.

Diagnostic interface

The OLSD detects open loads and short-circuited loads at each driver stage by comparing its output voltages (V_o) to a reference voltage (V_{ref}). To allow distinction between short-circuit and open load conditions, a short-circuit is detected for V_o > V_{ref} in the on-state, while an open load is detected for V_o < V_{ref} in the off-state of a driver stage. In both cases the corresponding status pin is set to a LOW level and the respective bit in the shift register will be inverted.

With a HIGH-to-LOW transition at the SIE pin, the status of the eight outputs is written into the shift register. The actual contents (the control byte eventually modified by errors) can be read out via pin SO. Comparing this byte with the original control byte previously written, faults can be localized and identified (e.g. open load at driver stage number 5).

Protection of DMOS outputs

Each driver contains a DMOS power FET. The drivers are protected against overvoltage, short-circuit and overtemperature conditions.

An overvoltage clamp circuit at each driver causes the respective DMOS power FET to turn partially on, if its drain-to-source voltage level exceeds the clamp level $[V_{o(clamp)}]$. Consequently each driver can withstand voltage peaks caused by turning off inductive loads, such as relays coils without freewheel diodes. It should be noted that if outputs are used in parallel the amount of inductive energy which can be handled will not increase but will remain equal to that of a single output.

Each driver is protected against a short-circuited load by current limiting. In the event of a short-circuited load at a driver stage, the current will be limited and the HIGH level of its drain-to-source voltage will force the comparator output to go LOW. This in turn will set the STATSC pin to a LOW level.

A two-stage temperature protection circuit is included to protect the device against overheating caused by high dissipation in the output transistors.

When the temperature exceeds the overtemperature threshold level, it will switch-off those outputs with a short-circuit condition for the duration of the overtemperature condition. The status and diagnostic function will not be influenced.

If the chip temperature still rises and exceeds the emergency threshold level, the emergency shutdown will become active and shut down all of the outputs until the temperature drops below the overtemperature threshold.

The outputs are fully protected against short-circuit to battery conditions for the whole supply voltage range.

To protect the outputs against device threatening dissipation peaks, the overtemperature control is extended with local power dissipation sensors. If one or more outputs dissipate too much power all outputs with a short-circuit condition will be switched off for the duration of the local overtemperature condition.

To protect the outputs against high dissipation during load dump, an overvoltage protection is included. This will switch-off those outputs with a short-circuit condition if the supply voltage exceeds the overvoltage threshold $V_{DD(0\ V)}$ for the duration of the overvoltage condition.

TJA1010

The diagnostic and status information will not change due to the interference of the overvoltage and overtemperature protections.

To avoid a false LOW signal at the SC pin due to switching transients at the DMOS outputs, the SC pin is disabled for a sufficient delay time whenever a new input control byte has been written into the 8-bit latch with a LOW-to-HIGH transition of SIE.

further microcontroller pins by cascading, i.e. connecting the SO pin of one OLSD to the SI pin of the following OLSD.

A standby input (STBY) pin allows the off state current consumption in the OLSD to be minimized. Thus the OLSD can be connected permanently to a battery.

A power-on reset ensures a defined off state for all drivers when the device is switched on i.e. by switching on the power supply or by activating the device via the STBY pin. Thus the STBY input can also be used as a reset pin.

Other features

When using several OLSDs, input control and diagnostics can be provided, as described above, without spending

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD}	supply voltage	continuous	0	25	V
		transient	0	50	V
V _n	input voltage at pins SI, SCL and SIE		0	5.5	V
V _{I(STBY)}	input voltage at pin STBY		0	7	V
V _{o(STAT})	output voltage at pins STATOL and STATSC		0	18	V
V _{o(SO)}	output voltage at pin SO		0	18	V
lo	output current		internally	limited	
I _{o(con)}	continuous output current	T _j = 135 °C	-0.2	+0.2	А
		T _j = 95 °C	-0.3	+0.3	А
I _{clamp(rep)}	repetitive inductive turn-off current per output	T _j = 135 °C; note 1	see Fig.5	see Fig.5 A	
E _{clamp(rep)}	repetitive inductive turn-off energy per output	$T_j = 95 \ ^{\circ}C;$ notes 1 and 2	-	5	mJ
E _{clamp(nrep)}	non-repetitive inductive turn-off energy per output	$T_j = 95 \ ^{\circ}C;$ notes 1 and 3	-	60	mJ
T _{vj}	virtual junction temperature		-40	+135	°C
T _{stg}	storage temperature		-55	+150	°C
V _{esd}	electrostatic handling voltage	human body model	-	3	kV
		machine model	_	300	V

Notes

 The amount of E_{clamp} per output can **NOT** be added if outputs are used in parallel. Thus, if two or more outputs are used in parallel it can handle the E_{clamp} of one output.

2. Defined for $t_{clamp} = 1$ ms.

3. Defined for $t_{clamp} = 5$ ms.

TJA1010

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-amb)}	from junction to ambient in free air	note 1	55	K/W
R _{th(j-sp)}	from junction to soldering point of ground pins 6 to 9 and 20 to 23	note 2	17	K/W

Notes

- 1. Printed on an FR-4 board with minimum foot print.
- 2. Power uniformly divided over all outputs.

CHARACTERISTICS

 $T_j = -40$ to +135 °C; $V_{DD} = 11$ to 13.5 V; $V_{bat(max)} = V_{DD} + 1.5$ V. All voltages are defined with respect to ground. Positive currents flow into the IC. All parameters are guaranteed over the temperature range by design, but only 100% tested at $T_{amb} = 25$ °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DD}	supply current	I _o = 0 mA; V _{STBY} > 3 V	_	-	5	mA
		V _{STBY} < 1 V; V _{DD} = 13 V; T _j = −40 to +85 °C	-	-	10	μA
V _{DD(UV)}	undervoltage shutdown threshold		2	-	4.3	V
V _{DD(0V)}	overvoltage protection threshold		25	-	33	V
V _{o(clamp)}	output clamp voltage	l _o = 20 mA	50	60	70	V
I _{LO}	output leakage current	off-state, V _o = 13 V; standby	-		10	μA
	(one output)	off-state, V _o = 13 V; operational	70	-	210	μA
		off-state, V _o = 1 V; operational	40	-	180	μA
I _{o(lim)}	output current limit (one output)	on-state	0.3	-	0.55	A
R _o output resistance (one output)	output resistance (one output)	$I_o = 0.2 \text{ A}; V_{DD} = 13 \text{ V};$ $T_j = 135 \text{ °C}$	-	-	3	Ω
		$I_o = 0.2 \text{ A}; V_{DD} = 13 \text{ V};$ $T_j = 25^{\circ}\text{C}$	-	-	2.5	Ω
		I _o = 0.1 A; V _{DD} = 5.5 V; see Fig.6	-	-	10	Ω
V _{ref}	open load/short-circuit reference voltage	note 1	1	-	1.9	V
δl _o /δt	maximum rise and fall time of output current	V_{DD} = 13 V; R _L = 100 Ω; note 2	-	-	100	mA/μs
V _{IH}	HIGH-level input voltage at pins SI, SCL, SIE and STBY		3	-	-	V
V _{i(hys)}	input voltage hysteresis at pins SI, SCL and SIE	note 2	0.2	-	1.2	V
V _{IL}	LOW-level input voltage at pins SI, SCL and SIE		-	-	0.8	V
V _{IL(STBY)}	LOW-level input voltage at pin STBY		-	-	1	V

TJA1010


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
li	input current at pins SCL and SIE	V _i = 3 V	20	_	60	μA
ILI	input leakage current at pins SI, SIE and SCI	off-state; V _i = 3 V; T _j = 85 °C; V _{STBY} < 1 V	-	-	5	μA
R _{i(STBY)}	input resistance at pin STBY	V _i = 1 V; T _j < 85 °C	40	_	150	kΩ
I _{i(STBY)}	input current at pin STBY	V _i = 3 V	20	_	60	μA
V _{STAT(L)}	status LOW voltage	$I_{STAT(L)} = 1.6 \text{ mA}$	-	-	0.4	V
V _{SO(L)}	serial output LOW voltage	I _{SO} = 1.6 mA	_	_	0.4	V
I _{LO(SO)}	output leakage current at pin SO and status outputs	off-state; V _o = 5 V; V _{STBY} < 1 V; T _j < 85 °C	-	-	10	μA
f _{clk}	clock frequency		-	_	1	MHz
t _{W(SCL)}	SCL positive pulse width	HIGH-to-LOW transition	500	_	_	ns
$t_{d(SIE-SCL)}$	delay time from SIE HIGH to SCL LOW		100	-	-	ns
$t_{su(SIE-SCL)}$	set-up time from SIE LOW to SCL HIGH		250	-	-	ns
t _{d(SCL-SO)}	delay time from SCL HIGH to SO valid	note 3	_	-	250	ns
$t_{su(SI-SCL)}$	set-up time from SI to falling edge of SCL		150	-	-	ns
t _{h(SCL-SI)}	hold time from falling edge of SCL to SI		150	-	-	ns
t _{h(SCL-SIE)}	hold time from SCL LOW to SIE HIGH		250	-	-	ns
t _{su(STBY)}	STBY set-up time from STBY HIGH to SIE LOW		100	-	-	μs
t _{h(STBY)}	STBY hold time from SIE HIGH to STBY LOW		10	-	-	μs
t _{d(STAT)}	delay time for status pin enable		40	100	250	μs
T _{th(otc)}	threshold overtemperature control		-	170	-	°C
T _{th(ets)}	threshold emergency temperature shutdown		-	190	-	°C


Notes


1. Open load is indicated for $V_o < V_{ref}$ in the off-state, short-circuited load is indicated for $V_o > V_{ref}$ in the on-state.

2. Guaranteed by design.


3. Delay caused by load excluded.












TJA1010

Octal Low Side Driver (OLSD)

PACKAGE OUTLINE





SOT136-1

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

TJA1010

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD		
FACKAGE	WAVE	REFLOW ⁽¹⁾	
BGA, HBGA, LFBGA, SQFP, TFBGA	not suitable	suitable	
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS	not suitable ⁽²⁾	suitable	
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable	
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable	

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

TJA1010

DATA SHEET STATUS

DATA SHEET STATUS	PRODUCT STATUS	DEFINITIONS (1)
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Note

1. Please consult the most recently issued data sheet before initiating or completing a design.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Pakistan: see Singapore Belgium: see The Netherlands Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Brazil: see South America Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838. Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087 Middle East: see Italy

For all other countries apply to: Philips Semiconductors,

Marketing Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 2000

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

703502/02/pp16

Date of release: 2000 Dec 18

Document order number: 9397 750 07795

SCA70

Let's make things better.







Vietnam: see Singapore Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 3341 299, Fax.+381 11 3342 553

Internet: http://www.semiconductors.philips.com