



# DUAL DECADE COUNTER DUAL 4-STAGE BINARY COUNTER

#### DESCRIPTION


The T54LS/T74LS390 and T54LS/T74LS393 each contain a pair of high-speed 4-stage ripple counters. Each half of the LS390 is partitioned into a divide-by-two section and a divide-by-five section, with a separate clock input for each section. The two section can be connected to count in the 8.4.2.1 BCD code or they can count in a biquinary sequence to provide a square wave (50% duty cycle) at the final output.


Each half of the LS393 operates as a Modulo-16 binary divider, with the last three stages triggered in a ripple fashion. In both the LS390 and the LS393, the flip-flops are triggered by a HIGH-to-LOW transition of their CP inputs. Each circuit type has a Master Reset input which responds to a HIGH signal by forcing all four outputs to the LOW state.

- DUAL VERSION OF LS290 AND 293
- LS390 HAS SEPARATE CLOCKS ALLOWING ÷ 2, ÷ 2.5, ÷ 5
- INDIVIDUAL ASYNCHRONOUS CLEAR FOR EACH COUNTER
- TYPICAL MAX COUNT FREQUENCY OF 50 MHz
- INPUT CLAMP DIODES MINIMIZE HIGH SPEED TERMINATION EFFECTS

#### PIN NAMES


СР	Clock Active LOW going edge Input to
CP₀	- 16 (LS393) Clock Active LOW going edge Input to
<del>CP</del> ₁	-2 (LS390) Clock Active LOW going edge Input to
	-5 (LS390)
MR	Master Reset (Active HIGH) Input
Q <sub>0</sub> -Q <sub>3</sub>	Flip-Flops Outputs








#### **CHIP CARRIER**





NC = No Internal Connection

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to 7	V
V <sub>I</sub>	Input Voltage, Applied to Input	-0.5 to 5.5	V
v <sub>o</sub>	Output Voltage, Applied to Output	-0.5 to 10	٧
l <sub>l</sub>	Input Current, Into Inputs	-30 to 5	mA
lo	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **GUARANTEED OPERATING RANGES**

		Supply Voltage	Tomporoturo	
Part Numbers	Min	Тур	Max	Temperature
T54LS390/393D2	4.5 V	5.0 V	5.5 V	-55°C to +125°C
T74LS390/393XX	4.75 V	5.0 V	5.25 V	0°C to +70°C

XX = package type.

522




#### **FUNCTIONAL DESCRIPTION**

Each half of the LS393 Operates in the Modulo 16 binary sequences, as indicated in the ÷ 16 Truth Table. The first flip-flop is triggered by HIGH-to-LOW transitions of the CP input signal. Each of the other flip-flops is triggered by a HIGH-to-LOW transition of the Q output of the preceding flip-flop. Thus state changes of the Q outputs for not occur simultaneously. This means that logic signals derived from combinations of these outputs will be subject to decoding spikes and, therefore, should not be used as clocks for other counters, registers or flip-flops. A HIGH signal on MR forces all outputs to the LOW state and prevents counting.

Each half of the LS390 contains  $a \div 5$  section that is independent except for the common MR function. The  $\div 5$  section operates in 4.2.1 binary se-

quence, as shown in the  $\div$ 5 Truth Table, with the third stage output exhibiting a 20% duty cycle when the input frequency is constant. To obtain a  $\div$ 10 function having a 50% duty cycle output, connect the input signal to CP<sub>1</sub> and connect Q<sub>3</sub> output to the CP<sub>0</sub> input; the Q<sub>0</sub> output provides the 50% duty cycle output. If the input frequency is connected to CP<sub>0</sub> and the Q<sub>0</sub> output is connected to CP<sub>1</sub>, a decade divider operating in the 8.4.2.1 BCD code is obtained, as show in the BCD Truth Table. Since the flip-flops change state asynchronously, logic signal derived from combinations of LS390 outputs are also subject to decading spikes. A HIGH signal on MR forces all outputs LOW and prevents counting.

#### LOGIC SYMBOLS AND LOGIC DIAGRAMS





## TRUTH TABLES

5

6

7

8

(Input on $\overline{CP}_0$ ; $Q_0$ $\overline{CP}_1$ )									
COUNT	С	UTI	PUT	s					
COUNT	Q <sub>3</sub>	Q <sub>3</sub> Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>							
0	L	L	L	L	•				
1	L	L	L	н					
2	L	L	Н	L					
3	L	L	Н	Н					
4	L	lн	L	lь					

Н

н н Н

н Н

> L н

LS390 BCD

(Input on $\overline{CP}_1$ )								
COUNT	ου	TPU	ITS					
COUNT	Q <sub>3</sub>							
0	L	L	L	◀				
1	L	L	H					
2	L	Н	L					
3	L	н	Н					
4	Н	L	L	-				

**LS390** ÷ 5

	LS3	93			
COUNT	C				
COUNT	$Q_3$	$Q_2$	Q <sub>1</sub>	Qo	
0 1 2 3			LHL	LHLH	<b>←</b>
4 5 6 7		TITI	LHH	LHLH	
8 9 10 11	rrrr		TTT	コエコエ	
12 13 14 15	<b>1111</b>	<b>rrr</b> r	Jurr	-I-I	

H = HIGH Voltage Level L = LOW Voltage Level

L н

н L

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Cumbal	Dava-mata-r			Limits		Test Conditions (Note 1)		Units
Symbol	Parameter	Min.	Тур.	Max.				
V <sub>IH</sub>	Input HIGH Voltage		2.0			Guaranteed input HIGH Theresold		V
VIL	Input LOW Voltage 54 74				0.7	Guaranteed i	Guaranteed input LOW Theresold	
					0.8			V
V <sub>CD</sub>	Input Clamp Diode V	oltage		- 0.65	- 1.5	V <sub>CC</sub> = MIN,I <sub>IN</sub>	<sub>I</sub> = - 18mA	V
V <sub>OH</sub>	Output HIGH Voltage	54	2.5	3.4		V <sub>CC</sub> = MIN,I <sub>O</sub>	$H = -400\mu A, V_{1N} = V_{11}$ or	
	74 2.7 3.4 V <sub>IH</sub> per Truth Table	Table	V					
V <sub>OL</sub>	Output LOW Voltage	54,74		0.25	0.4	I <sub>OL</sub> = 4.0mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub>	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or	v
		74		0.35	0.5	I <sub>OL</sub> = 8.0mA	0mA V <sub>IL</sub> per truth table	
I <sub>IH</sub>	Input HIGH Current	CP.CP <sub>0</sub> CP <sub>1</sub> MR			40 80 20	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 2.7V	μА
		CP.CP <sub>0</sub> CP <sub>1</sub> MR			400 800 100	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 2.7V	μА
I <sub>IL</sub>	Input LOW Current	CP.CP <sub>0</sub> CP <sub>1</sub> MR			-2.4 -3.2 -0.4	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4V		mA
los	Output Short Circuit (Note 2)	Current	- 20		- 120	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0V		mA
lcc	Power Supply Curren	t LS390 LS393		20 20	30 30	V <sub>CC</sub> = MAX		mA

Notes: 1) For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating conctions for the device type.

2) Not more than one output should be shorted at a time. 3) Typical values are at  $V_{CC} = 5.0V$ ,  $T_A = 25$ °C



# AC CHARACTERISTICS: T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

Symbol	Parameter		Limits			Tank Canadiki ana	
			Min.	Тур.	Max.	Test Conditions	Units
f <sub>MAX</sub>	Maximum Clock Fi	requency	25	35			MHz
f <sub>MAX</sub>	Maximum Clock Fi	requency	12.5	20			MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>0</sub>	, LS393		12 13	20 20		ns
t <sub>PLH</sub>	CP <sub>0</sub> to Q <sub>0</sub>	LS390		12 13	20 20		ns
t <sub>PLH</sub> t <sub>PHL</sub>	CP to Q₃	LS393		40 40	60 60	C <sub>L</sub> = 15pF	ns
t <sub>PLH</sub>	CP₀ to Q₂	LS390		37 39	60 60		ns
t <sub>PLH</sub> t <sub>PHL</sub>	CP₁ to Q₁	LS390		13 14	21 21		ns
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{\mathbb{CP}}_1$ to $\mathbb{Q}_2$	LS390		24 26	39 39		ns
t <sub>PLH</sub>	CP₁ to Q₃	LS390		13 14	21 21		ns
t <sub>PHL</sub>	MR to Any Input	LS390/393		24	39		ns

# AC SET-UP REQUIREMENTS: TA = 25°C

Symbol	D	Limits			Tank Opendial and	
	Parameter	Min.	Тур.	Max.	Test Conditions	Units
tw	Clock Pulse Width LS390	20				ns
tw	CP <sub>0</sub> Pulse Width LS390	20				ns
tw	CP <sub>1</sub> Pulse Width LS390	40			V <sub>CC</sub> = 5.0V	ns
tw	MR Pulse Width LS390/393	20				ns
t <sub>rec</sub>	Recovery Time LS390/393	25				пѕ

RECOVERY TIME (t<sub>rec</sub>) - is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH to LOW in order to recognized and transfer HIGH Data to the Q outputs.

### **AC WAVEFORMS**

