SLLS081C - JANUARY 1971 - REVISED JUNE 1999


- Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28
- Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between -25 V and 25 V
- 2-µs Maximum Transition Time Through the 3-V to -3-V Transition Region Under Full 2500-pF Load
- Inputs Compatible With Most TTL Families
- **Common Strobe Input**
- **Inverting Output**
- Slew Rate Can Be Controlled With an • **External Capacitor at the Output**
- Standard Supply Voltages . . . ±12 V

description

The SN75150 is a monolithic dual line driver designed to satisfy the requirements of the standard interface between data-terminal equipment and data-communication equipment as defined by TIA/EIA-232-F. A rate of 20 kbits/s can be transmitted with a full 2500-pF load. Other applications are in data-transmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL families. Operation is from 12-V and -12-V power supplies.


The SN75150 is characterized for operation from 0°C to 70°C.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated



S


1A

2A

GND

SLLS081C - JANUARY 1971 - REVISED JUNE 1999

schematic (each line driver)



Resistor values shown are nominal.



SLLS081C - JANUARY 1971 - REVISED JUNE 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC+} (see Note 1)	15 V
Supply voltage, V _{CC}	
Input voltage, V ₁	15 V
Applied output voltage	±25 V
Package thermal impedance, θ_{JA} (see Notes 2 and 3): D package	197°C/W
P package	104°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

- 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage	V _{CC+}	10.8	12	13.2	V
	V _{CC} -	-10.8	-12	-13.2	v
High-level input voltage, VIH		2		5.5	V
Low-level input voltage, VIL		0		0.8	V
Driver output voltage, VO				±15	V
Operating free-air temperature, T _A		0		70	°C



SLLS081C - JANUARY 1971 - REVISED JUNE 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC \pm}= \pm 13.2 V (unless otherwise noted)

PARAMETER			TEST (TEST CONDITIONS			MAX	UNIT		
V _{OH}	High-level output voltage		V _{CC+} = 10.8 V, V _{IL} = 0.8 V,	$V_{CC-} = -10.8 \text{ V},$ R _L = 3 k Ω to 7 k Ω	5	8		V		
VOL	Low-level output voltage (see Note 4)		V _{CC+} = 10.8 V, V _{IH} = 2 V,	$V_{CC-} = -10.8 \text{ V},$ R _L = 3 k Ω to 7 k Ω		-8	-5	V		
ŀІН	High-level input current	Data input	V _I = 2.4 V		1	10	μA			
		Strobe input			2	20				
ŧι∟	Low-level input current	Data input	VI = 0.4 V		-1	-1.6	mA			
		Strobe input			-2	-3.2				
IOS	Short-circuit output current [‡]		V _O = 25 V				8			
			V _O = -25 V			-3	-8			
			V _O = 0,	V _I = 3 V	10	15	30	mA		
			V _O = 0,	$V_{I} = 0$	-10	-15	-30			
ICCH+	Supply current from V_{CC+}	high-level output	$V_{I} = 0$, $R_{I} = 3 k\Omega$,			10	22	mA		
ICCH-	Supply current from V _{CC-} ,	ly current from V_{CC-} , high-level output $T_A = 25^{\circ}C$			-1	-10	mA			
ICCL+	Supply current from V _{CC+} ,	ow-level output	$V_{I} = 3 V$, $R_{I} = 3 k\Omega$,			8	17	mA		
ICCL-	Supply current from V _{CC-} ,	ow-level output	$T_A = 25^{\circ}C$			-9	-20	mA		

[†] All typical values are at $V_{CC+} = 12 \text{ V}$, $V_{CC-} = -12 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] Not more than one output should be shorted at a time.

NOTE 4: The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic levels only, e.g., when –5 V is the maximum, the typical value is a more negative voltage.


switching characteristics, $V_{CC+} = 12 V$, $V_{CC-} = -12 V$, $T_A = 25^{\circ}C$ (see Figure 1)

PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT	
t _{TLH}	Transition time, low-to-high-level output	C _L = 2500 pF,	$C_{1} = 2500 \text{ pc}$	$C_{1} = 2500 \text{ pF}, R_{1} = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$	0.2	1.4	2	μs
^t THL	Transition time, high-to-low-level output		$r_{\rm r}$, $r_{\rm L} = 3 \text{K}_{22} \text{IO} 7 \text{K}_{22}$	0.2	1.5	2	μs	
^t TLH	Transition time, low-to-high-level output	0. 45 m		$P_{\rm L} = 7 k \Omega$		40		ns
^t THL	Transition time, high-to-low-level output	C _L = 15 pF,	$R_L = 7 k\Omega$		20		ns	
^t PLH	Propagation delay time, low-to-high-level output	— C _L = 15 pF,	$P_{\rm b} = 7 k \Omega$		60		ns	
^t PHL	Propagation delay time, high-to-low-level output		5 pF, R _L = 7 kΩ		45		ns	




SLLS081C - JANUARY 1971 - REVISED JUNE 1999









NOTES: A. The pulse generator has the following characteristics: duty cycle \leq 50%, Z_O \approx 50 Ω . B. C_L includes probe and jig capacitance.

Figure 1. Test Circuit and Voltage Waveforms



SLLS081C – JANUARY 1971 – REVISED JUNE 1999






Figure 2



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated