www.ti.com

SCES223P - APRIL 1999 - REVISED MARCH 2012


SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

Check for Samples: SN74LVC1G125

FEATURES

- Available in the Texas Instruments NanoFree™ **Package**
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 3.7 ns at 3.3 V
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- I_{off} Supports Partial-Power-Down Mode Operation

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



N.C. - No internal connection

See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION


This bus buffer gate is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G125 is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high.

NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using loff. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

ORDERING INFORMATION


T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING (2)
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74LVC1G125YZPR	CM
	SON – DRY	Reel of 5000	SN74LVC1G125DRYR	CM
	μQFN – DSF	Reel of 5000	SN74LVC1G125DSFR	CM
-40°C to 85°C	SOT (SOT-23) – DBV	Reel of 3000	SN74LVC1G125DBVR	- C25
	301 (301-23) – DBV	Reel of 250	SN74LVC1G125DBVT	G25_
	COT (CC 70) DCK	Reel of 3000	SN74LVC1G125DCKR	CM
	SOT (SC-70) – DCK	Reel of 250	SN74LVC1G125DCKT	CM_
	SOT (SOT-553) – DRL	Reel of 4000	SN74LVC1G125DRLR	CM_

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Table 1. FUNCTION TABLE

INP	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	X	Z

LOGIC DIAGRAM (POSITIVE LOGIC)



Submit Documentation Feedback

⁽²⁾ DBV/DCK/DRL/DRY: The actual top-side marking has one additional character that designates the assembly/test site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

www.ti.com

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the	ne high-impedance or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage range applied to any output in the	ne high or low state ⁽²⁾ (3)	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
l _{OK}	Output clamp current	V _O < 0		-50	mA
lo	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND)		±100	mA
		DBV package		206	
		DCK package		252	
θ_{JA}	Package thermal impedance (4)	DRL package		142	°C/W
		DRY package		234	
		YZP package		132	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the recommended operating conditions table.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



RECOMMENDED OPERATING CONDITIONS(1)

$V_{CC} = 1.65 \text{ V} $				MIN	MAX	UNIT	
Data retention only 1.5 V _{CC} = 1.65 V to 1.95 V 0.65 × V _{CC} V _{CC} = 2.3 V to 2.7 V 1.7 V _{CC} = 3 V to 3.6 V V _{CC} = 2.5 V to 1.95 V 0.7 × V _{CC} V _{CC} = 3.5 V to 5.5 V 0.7 × V _{CC} V _{CC} = 2.3 V to 2.7 V 0.7 × V _{CC} V _{CC} = 2.3 V to 2.7 V 0.7 × V _{CC} V _{CC} = 2.3 V to 2.7 V 0.7 × V _{CC} V _{CC} = 3.0 V to 3.6 V 0.3 × V _{CC} V _{CC} = 3.0 V to 3.6 V 0.3 × V _{CC} V _{CC} = 3.0 V to 5.5 V 0.3 × V _{CC} V _{CC} = 3.0 V to 5.5 V 0.3 × V _{CC} V _{CC} = 3.0 V to 5.5 V 0.3 × V _{CC} V _{CC} = 3.0 V to 5.5 V 0.3 × V _{CC} V _{CC} = 2.3 V V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 2.3 V 0.7 × V _{CC} V _{CC} = 3.5 V 0.7 × V _{CC} V _{CC} = 3.5 V 0.7 × V _{CC} V _{CC} = 3.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} V _{CC} = 4.5 V 0.7 × V _{CC} 0.7 ×	.,	Overall and the ma	Operating	1.65	5.5		
$V_{\text{III}} \text{High-level input voltage} \begin{array}{ c c c c c }\hline V_{\text{CC}} = 2.3 \ \text{V to } 2.7 \ \text{V} & 1.7 \\\hline V_{\text{CC}} = 3 \ \text{V to } 3.6 \ \text{V} & 2 \\\hline V_{\text{CC}} = 4.5 \ \text{V to } 5.5 \ \text{V} & 0.7 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V to } 3.6 \ \text{V} & 0.35 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V to } 5.5 \ \text{V} & 0.35 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V to } 3.6 \ \text{V} & 0.35 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 3.0 \ \text{V to } 3.6 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 3.0 \ \text{V to } 5.5 \ \text{V} \\\hline V_{\text{CC}} = 4.5 \ \text{V to } 5.5 \ \text{V} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 3.0 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 3.0 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 3.0 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.3 \ \text{V} & 0.3 \times \text{V}_{\text{CC}} \\\hline V_{\text{CC}} = 2.5 \ \text{V} $	v _{CC}	Supply voltage	Data retention only	1.5		V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{CC} = 1.65 \text{ V}$	V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$.,		V _{CC} = 2.3 V to 2.7 V	1.7			
$V_{IL} \text{Low-level input voltage} \qquad \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	2		V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			V _{CC} = 4.5 V to 5.5 V	0.7 × V _{CC}			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$. ,		V _{CC} = 2.3 V to 2.7 V		0.7		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		0.8	V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			V _{CC} = 4.5 V to 5.5 V		0.3 × V _{CC}		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	VI	Input voltage	,	0		V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Vo	Output voltage		0	V _{CC}	V	
High-level output current			V _{CC} = 1.65 V		-4		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			V _{CC} = 2.3 V		-8		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Іон	High-level output current	V 0V		-16	mA	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			V _{CC} = 3 V		-24		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			V _{CC} = 4.5 V		-32		
$V_{CC} = 3 \text{ V}$ 16 mA $V_{CC} = 4.5 \text{ V}$ 32 $V_{CC} = 4.5 \text{ V}$ 32 $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$ 20 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 10 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ 5			V _{CC} = 1.65 V		4		
$V_{CC} = 3 \text{ V}$ 16 mA $V_{CC} = 4.5 \text{ V}$ 32 $V_{CC} = 4.5 \text{ V}$ 32 $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$ 20 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 10 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ 5			V _{CC} = 2.3 V		8		
$V_{CC} = 4.5 \text{ V} $ 32 $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V} $ 20 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} $ 10 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} $ 5	I_{OL}	Low-level output current			16	mA	
$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ 20 Ns/V 10 12 13			V _{CC} = 3 V		24		
$\Delta t/\Delta v$ Input transition rise or fall rate $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 10 ns/ $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ 5			V _{CC} = 4.5 V		32		
$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ 5			V _{CC} = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20		
	Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V	
T _A Operating free-air temperature –40 85 °C			$V_{CC} = 5 V \pm 0.5 V$		5		
	T _A	Operating free-air temperature		-40	85	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

www.ti.com

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾	ИΑХ	UNIT
	$I_{OH} = -100 \ \mu A$	1.65 V to 5.5 V	V _{CC} – 0.1		
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		
V	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9		V
V _{OH}	$I_{OH} = -16 \text{ mA}$	3 V	2.4		V
	$I_{OH} = -24 \text{ mA}$	3 V	2.3		
	$I_{OH} = -32 \text{ mA}$	4.5 V	3.8		
	$I_{OL} = 100 \mu A$	1.65 V to 5.5 V		0.1	
	I _{OL} = 4 mA	1.65 V		0.45	
V	I _{OL} = 8 mA	2.3 V		0.3	V
V _{OL}	I _{OL} = 16 mA	3 V		0.4	V
	I _{OL} = 24 mA	3 V	(0.55	
	I _{OL} = 32 mA	4.5 V		0.55	
I _I A or $\overline{\text{OE}}$ inputs	V _I = 5.5 V or GND	0 to 5.5 V		±5	μΑ
l _{off}	V_I or $V_O = 5.5 \text{ V}$	0		±10	μΑ
l _{OZ}	$V_0 = 0 \text{ to } 5.5 \text{ V}$	3.6 V		10	μΑ
I _{CC}	$V_I = 5.5 \text{ V or GND}, \qquad I_O = 0$	1.65 V to 5.5 V		10	μΑ
ΔI _{CC}	One input at V_{CC} – 0.6 V, Other inputs at $V_{C\ C}$ or GND	3 V to 5.5 V		500	μΑ
Cı	V _I = V _{CC} or GND	3.3 V	4		pF

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} = ± 0.2		V _{CC} = ± 0.3		V _{CC} =		UNIT
	(INFOT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	Υ	1.9	6.9	0.7	4.6	0.6	3.7	0.5	3.4	ns

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} = ± 0.2		V _{CC} = ± 0.3		V _{CC} = ± 0.5		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Υ	2.8	9	1.2	5.5	1	4.5	1	4	ns
t _{en}	ŌĒ	Υ	3.3	10.1	1.5	6.6	1	5.3	1	5	ns
t _{dis}	ŌĒ	Y	1.3	9.2	1	5	1	5	1	4.2	ns

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	V _{CC} = 5 V TYP	UNIT
_	Power dissipation	Outputs enabled	f 40 MUZ	18	18	19	21	~ F
C _{pd}	capacitance	Outputs disabled	f = 10 MHZ	2	2	2	4	pF

Submit Documentation Feedback




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
$t_{_{\mathrm{PLZ}}}/t_{_{\mathrm{PZL}}}$	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LUAD	CIICCOII

.,	INI	PUTS	.,	.,		_	.,
V _{cc}	V,	t,/t,	V _M	V _{LOAD}	C _L	R _⊾	V _A
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 M Ω	0.15 V
2.5 V ± 0.2 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 M Ω	0.15 V
3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	1 M Ω	0.3 V
5 V ± 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 M Ω	0.3 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_o = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION (continued)



TEST	S1
t _{PLH} /t _{PHL}	Open
$\mathbf{t}_{\scriptscriptstyle{\mathrm{PLZ}}}/\mathbf{t}_{\scriptscriptstyle{\mathrm{PZL}}}$	\mathbf{V}_{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

V	INF	PUTS	V	V		Б	V
V _{cc}	V,	t,/t,	V _M	V _{LOAD}	C _L	R _∟	V _A
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	1 k Ω	0.15 V
2.5 V ± 0.2 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	500 Ω	0.15 V
3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{\odot} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



www.ti.com

REVISION HISTORY

Cł	nanges from Revision O (February 2007) to Revision P	Page
•	Added DSF package option to datasheet.	1

1-Jun-2012

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
74LVC1G125DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC1G125DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC1G125DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC1G125DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC1G125DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC1G125DCKTE4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC1G125DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC1G125DRLRG4	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC1G125DRYRG4	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC1G126DBVTE4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC1G125DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC1G125DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC1G125DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC1G125DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC1G125DRLR	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC1G125DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC1G125DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



PACKAGE OPTION ADDENDUM

1-.lun-2012

O	rderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
SN	74LVC1G125YZPR	ACTIVE	DSBGA	YZP	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G125:

Automotive: SN74LVC1G125-Q1

Enhanced Product: SN74LVC1G125-EP

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects





1-Jun-2012


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION


www.ti.com 1-Jun-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



AO	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G125DBVR	SOT-23	DBV	5	3000	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
SN74LVC1G125DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G125DBVR	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.2	1.55	4.0	8.0	Q3
SN74LVC1G125DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G125DBVT	SOT-23	DBV	5	250	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
SN74LVC1G125DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G125DBVT	SOT-23	DBV	5	250	178.0	9.2	3.3	3.2	1.55	4.0	8.0	Q3
SN74LVC1G125DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G125DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G125DCKR	SC70	DCK	5	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74LVC1G125DCKT	SC70	DCK	5	250	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74LVC1G125DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G125DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G125DRLR	SOT	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74LVC1G125DRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
SN74LVC1G125DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G125YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



www.ti.com 1-Jun-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G125DBVR	SOT-23	DBV	5	3000	205.0	200.0	33.0
SN74LVC1G125DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74LVC1G125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G125DBVT	SOT-23	DBV	5	250	205.0	200.0	33.0
SN74LVC1G125DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G125DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G125DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G125DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G125DCKR	SC70	DCK	5	3000	205.0	200.0	33.0
SN74LVC1G125DCKT	SC70	DCK	5	250	205.0	200.0	33.0
SN74LVC1G125DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G125DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G125DRLR	SOT	DRL	5	4000	202.0	201.0	28.0
SN74LVC1G125DRYR	SON	DRY	6	5000	203.0	203.0	35.0
SN74LVC1G125DSFR	SON	DSF	6	5000	180.0	180.0	30.0
SN74LVC1G125YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




- S: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

 Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



DRL (R-PDSO-N5)


PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.

The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.


E. This package complies to JEDEC MO-287 variation UFAD.

 $frac{f}{K}$ See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.




DRY (S-PUSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.







NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
 C. SON (Small Outline No-Lead) package configuration.
 D. This package complies to JEDEC MO-287 variation X2AAF.





PLASTIC SMALL OUTLINE NO-LEAD




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.



YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
- E. This package is a Pb-free solder ball design. Refer to the 5 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

www.ti-rfid.com

www.ti.com/omap

Products

RFID

OMAP Mobile Processors

TI E2E Community Home Page

e2e.ti.com