

----

FEATURES	DGG, DGV, OR DL PACKAGE
<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>	(TOP VIEW)
Operates From 1.65 V to 3.6 V	1 <u>0e []</u> 1 💛 48 [] 2 <u>0e</u>
Inputs Accept Voltages to 5.5 V	1Y1 2 47 1A1
• Max t <sub>pd</sub> of 4.4 ns at 3.3 V	
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce) &lt;0.8 V</li> </ul>	GND 4 45 GND 1Y3 5 44 1A3
at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$	1Y3 5 44 1A3 1Y4 6 43 1A4
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) &gt;2 V at</li> </ul>	$V_{CC}$ $\begin{bmatrix} 7 & 42 \end{bmatrix} V_{CC}$
$V_{CC} = 3.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$	2Y1 8 41 2A1
Supports Mixed-Mode Signal Operation on	2Y2 🛛 9 40 🗍 2A2
All Ports (5-V Input/Output Voltage With	GND [ 10 39 ] GND
3.3-V V <sub>cc</sub> )	2Y3 🛛 11 🛛 38 🗋 2A3
<ul> <li>Output Ports Have Equivalent 26-Ω Series</li> </ul>	2Y4 <b>[</b> 12 37 <b>]</b> 2A4
Resistors, So No External Resistors Are	3Y1 [ 13 36] 3A1
Required	3Y2 14 35 3A2
<ul> <li>I<sub>off</sub> Supports Partial-Power-Down Mode</li> </ul>	GND 15 34 GND 3Y3 16 33 3A3
Operation	3Y3 [ 16 33 ] 3A3 3Y4 [ 17 32 ] 3A4
Latch-Up Performance Exceeds 100 mA Per	$V_{CC}$ [ 18 31 ] $V_{CC}$
JESD 78, Class II	4Y1 [] 19 30 ]] 4A1
ESD Protection Exceeds JESD 22	4Y2 20 29 4A2
– 2000-V Human-Body Model (A114-A)	GND 21 28 GND
<ul> <li>– 1000-V Charged-Device Model (C101)</li> </ul>	4Y3 <b>[</b> 22 27 <b>]</b> 4A3
	4Y4 <b>[</b> ]23 26 <b>[</b> ] 4A4
DESCRIPTION/ORDERING INFORMATION	4 <del>0E</del> [ 24 25 ] 3 <del>0E</del>
This 16-bit buffer/driver is designed for 1.65-V to $3.6 \times V$ v operation	

3.6-V V<sub>CC</sub> operation.

The SN74LVC162244A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

# SN74LVC162244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS758A-DECEMBER 2003-REVISED OCTOBER 2005



#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKA	GE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	FBGA – GRD	Tape and reel	SN74LVC162244AGRDR	LD2244A	
	FBGA – ZRD (Pb-free)		SN74LVC162244AZRDR	LDZZ44A	
	SSOP – DL	Tube	SN74LVC162244ADL	1.1/04622444	
	550P - DL	Tape and reel	SN74LVC162244ADLR	LVC162244A	
–40°C to 85°C	TSSOP – DGG	Tone and real	SN74LVC162244ADGGR	LVC162244A	
-40°C 10 85°C	1550P - DGG	Tape and reel	74LVC162244ADGGRG4	LVC102244A	
	TVSOP – DGV	Tape and reel	SN74LVC162244ADGVR	- LD2244A	
	1030F - DGV	rape and reer	74LVC162244ADGVRE4		
	VFBGA – GQL	Tone and real	SN74LVC162244AGQLR		
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74LVC162244AZQLR	— LD2244A	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The outputs, which are designed to sink up to 12 mA, include equivalent 26- $\Omega$  resistors to reduce overshoot and undershoot.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

G	Q					AC W)		GE
		1	2	3	4	5	6	_
A	ſ	• •			• •	0		
B C		•••			•••	() ()	•••	
D E		()	•••	0	0	$\left( \right)$	•••	
F		Ö	Ö			Ö	Ö	
G H		•••		•••	•••	() ()	•••	
Ј К		•••			• •	$\binom{1}{0}$	• •	
•••	1							/

TERMINAL ASSIGNMENTS <sup>(1)</sup>	
(56-Ball GQL/ZQL Package)	

	1	2	3	4	5	6
Α	1 <mark>0E</mark>	NC	NC	NC	NC	2 <mark>0E</mark>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
н	4Y1	4Y2	V <sub>CC</sub>	V <sub>CC</sub>	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
κ	4 <del>0E</del>	NC	NC	NC	NC	3 <del>0E</del>

(1) NC - No internal connection

	GRD OR ZRD PACKAGE (TOP VIEW)								
	1	2	3	4	5	6	_		
A	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
в	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
с	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
D	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
Е	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
F	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
G	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
н	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
J	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			

#### TERMINAL ASSIGNMENTS<sup>(1)</sup> (54-Ball GRD/ZRD Package)

	1	2	3	4	5	6
Α	1Y1	NC	1 <del>0E</del>	2 <mark>0E</mark>	NC	1A1
в	1Y3	1Y2	NC	NC	1A2	1A3
С	2Y1	1Y4	V <sub>CC</sub>	V <sub>CC</sub>	1A4	2A1
D	2Y3	2Y2	GND	GND	2A2	2A3
Е	3Y1	2Y4	GND	GND	2A4	3A1
F	3Y3	3Y2	GND	GND	3A2	3A3
G	4Y1	3Y4	V <sub>CC</sub>	V <sub>CC</sub>	3A4	4A1
н	4Y3	4Y2	NC	NC	4A2	4A3
J	4Y4	NC	4 <del>0E</del>	3 <del>0E</del>	NC	4A4


(1) NC - No internal connection


SCAS758A-DECEMBER 2003-REVISED OCTOBER 2005


### FUNCTION TABLE (EACH 4-BIT BUFFER)

INPU	JTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Х	Z

### LOGIC DIAGRAM (POSITIVE LOGIC)







Pin numbers shown are for the DGG, DGV, and DL packages.

SCAS758A-DECEMBER 2003-REVISED OCTOBER 2005

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-	-impedance or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the high	or low state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>0</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CC}$ or GND			±100	mA
		DGG package		70	
		DGV package		58	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		63	°C/W
		GQL/ZQL package		42	
		GRD/ZRD package		36	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{CC}$  is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

# **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
N/	Currente und the me	Operating	1.65	3.6	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		V
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65  imes V_{CC}$		
V <sub>IH</sub>	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
		$V_{CC}$ = 2.7 V to 3.6 V	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V
		$V_{CC}$ = 2.7 V to 3.6 V		0.8	
VI	Input voltage		0	5.5	V
M	Output uskans	High or low state	0	V <sub>CC</sub>	V
Vo	O Output voltage	High-impedance state	0	5.5	v
		V <sub>CC</sub> = 1.65 V		-2	
		$V_{CC} = 2.3 V$		-4	
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-8	mA
		$V_{CC} = 3 V$		-12	
		V <sub>CC</sub> = 1.65 V		2	
		$V_{CC} = 2.3 V$		4	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		8	mA
		$V_{CC} = 3 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	· · · · · · · · · · · · · · · · · · ·		10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# SN74LVC162244A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCAS758A-DECEMBER 2003-REVISED OCTOBER 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST (	CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
	I <sub>OH</sub> = −100 μA		1.65 V to 3.6 V	$V_{CC} - 0.2$				
	$I_{OH} = -2 \text{ mA}$		1.65 V	1.2				
	1 4 4		2.3 V	1.7				
V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}$		2.7 V	2.2			V	
	I <sub>OH</sub> = -6 mA		3 V	2.4				
	I <sub>OH</sub> = -8 mA		2.7 V	2				
	I <sub>OH</sub> = -12 mA		3 V	2				
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
	$I_{OL} = 2 \text{ mA}$		1.65 V			0.45		
	1 4	2.3 V			0.7			
V <sub>OL</sub>	$I_{OL} = 4 \text{ mA}$	2.7 V			0.4	V		
	I <sub>OL</sub> = 6 mA		3 V			0.55		
	I <sub>OL</sub> = 8 mA		2.7 V			0.6		
	I <sub>OL</sub> = 12 mA		3 V			0.8		
I <sub>I</sub>	$V_{I} = 0$ to 5.5 V		3.6 V			±5	μΑ	
I <sub>off</sub>	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10	μΑ	
I <sub>OZ</sub>	V <sub>O</sub> = 0 to 5.5 V		3.6 V			±10	μA	
	$V_{I} = V_{CC}$ or GND		2.6.1/			20	A	
I <sub>CC</sub>	$3.6 \ V \leq V_{I} \leq 5.5 \ V^{(2)}$	$I_{O} = 0$	3.6 V	20		20	μA	
$\Delta I_{CC}$	One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V			500	μA	
Ci	$V_{I} = V_{CC}$ or GND		3.3 V		5.5		pF	
Co	$V_0 = V_{CC}$ or GND		3.3 V		6		pF	

## **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1 ± 0.1		V <sub>CC</sub> = 2 ± 0.2		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = : ± 0.3	3.3 V 3 V	UNIT
	(INPUT)	(001901)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	А	Y	1.5	6	1	4.3	1	5.6	1.1	4.4	ns
t <sub>en</sub>	OE	Y	1.5	7.3	1	5	1	6.9	1	5.5	ns
t <sub>dis</sub>	OE	Y	1.5	8.9	1	5.5	1	6.8	1.8	6.3	ns

## **Operating Characteristics**


 $T_A = 25^{\circ}C$ 

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
C	Power dissipation capacitance	Outputs enabled	f = 10 MHz	31	33	35	pF
C <sub>pd</sub>	per buffer/driver	Outputs disabled		2	3	4	

# SN74LVC162244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS


SCAS758A-DECEMBER 2003-REVISED OCTOBER 2005

### PARAMETER MEASUREMENT INFORMATION





TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

, v	INPUTS		N	V	•		N
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	VM	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
$1.8~V\pm0.15~V$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



VOLTAGE WAVEFORMS PULSE DURATION





#### PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z\_O = 50  $\Omega$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms



www.ti.com

3-Dec-2012

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type		Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
74LVC162244ADGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC162244ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC162244ADGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC162244ADGVRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVC162244ADLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC162244ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC162244ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC162244ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC162244ADLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC162244ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVC162244AGQLR	OBSOLETE	BGA MICROSTAR JUNIOR	GQL	56		TBD	Call TI	Call TI	
SN74LVC162244AZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

# PACKAGE OPTION ADDENDUM



www.ti.com

3-Dec-2012

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC162244ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74LVC162244ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVC162244ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVC162244AZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

10-Oct-2012




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC162244ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVC162244ADGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74LVC162244ADLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74LVC162244AZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	333.2	345.9	28.6

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.




# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated