SDAS023C – DECEMBER 1982 – REVISED JANUARY 1995

- High Capacitive-Drive Capability
- 'ALS805A Has Typical Delay Time of 4.2 ns (C_L = 50 pF) and Typical Power Dissipation of 4.2 mW Per Gate
- 'AS805B Has Typical Delay Time of 2.6 ns (C_L = 50 pF) and Typical Power Dissipation of 12 mW Per Gate
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These devices contain six independent 2-input NOR drivers. They perform the Boolean functions $Y = \overline{A} + \overline{B}$ or $Y = \overline{A} \bullet \overline{B}$ in positive logic.

The SN54ALS805A and SN54AS805B are characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ALS805A and SN74AS805B are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each driver)

INP	UTS	OUTPUT
Α	В	Y
Н	Х	L
Х	Н	L
L	L	Н

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

oopyngni © 1990, texas instruments incor


1A [J								
		20	Vcc							
1B [19	6B							
1Y [18	6A							
2A [4	17] 6Y							
2B [5	16] 5B							
2Y [6	15] 5A							
2Y [3A [7	14] 5Y							
3B [8	13] 4B							
3B [3Y [9	12] 4A							
GND [10	11] 4Y							

SN54ALS805A, SN54AS805B ... J PACKAGE


SN74ALS805A, SN74AS805B . . . DW OR N PACKAGE

(TOP VIEW)

SN54ALS805A, SN54AS805B ... FK PACKAGE (TOP VIEW)



logic diagram (positive logic)



SDAS023C - DECEMBER 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} Input voltage, V _I	
Operating free-air temperature range, T _A : SN54ALS80	5A –55°C to 125°C
SN/4ALS80	5A 0°C to 70°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS805A		SN7				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-12			-15	mA
IOL	Low-level output current			12			24	mA
Т _А	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		SN5	4ALS80	5A	SN7	4ALS80	5A	
PARAMETER	TEST CC	DITIONS	MIN	TYP‡	MAX	MIN	typ‡	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	lj = –18 mA			-1.2			-1.2	V
	V_{CC} = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2			
Maria		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V
VOH	V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2						V
		I _{OH} = -15 mA				2			
Mar		I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 24 mA					0.35	0.5	V
lį	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
ΙΗ	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
١ _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
۱ _О §	$V_{CC} = 5.5 V,$	V _O = 2.25 V	-20		-112	-30		-112	mA
ICCH	$V_{CC} = 5.5 V,$	$V_{I} = 0$		2	4		2	4	mA
ICCL	V _{CC} = 5.5 V,	V _I = 4.5 V		8	14		8	14	mA

[‡] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS023C - DECEMBER 1982 - REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	ν(C _I R _I Τ ₄	UNIT			
			SN54AL	S805A	SN74AL	S805A	
			MIN	MAX	MIN	MAX	
^t PLH	A or B	v	1	12	2	7	
^t PHL		f	1	9	2	8	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Operating free-air temperature range, T _A : SN54AS805B	–55°C to 125°C
SN74AS805B	0°C to 70°C
Storage temperature range	–65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions§

		SN54AS805B			SN			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-40			-48	mA
IOL	Low-level output current			40			48	mA
TA	Operating free-air temperature	-55		125	0		70	°C

§ These high sink- or source-current devices are not recommended for use above 40 MHz.



SDAS023C - DECEMBER 1982 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		SN	54AS80	ōВ	SN74AS805B				
PARAMETER	TEST CO	DNDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.2			-1.2	V	
	$V_{CC} = 4.5 V$ to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} –2			V _{CC} -2				
Maria		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V	
VOH	V _{CC} = 4.5 V	$I_{OH} = -40 \text{ mA}$	2						v	
		$I_{OH} = -48 \text{ mA}$				2				
		I _{OL} = 40 mA		0.25	0.5				V	
V _{OL}	$V_{CC} = 4.5 V$	I _{OL} = 48 mA					0.35	0.5	V	
l	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA	
ΙΗ	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ	
١ _{١L}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.5			-0.5	mA	
IO‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-50		-200	-50		-200	mA	
ІССН	V _{CC} = 5.5 V,	$V_{I} = 0$		6.5	10		6.5	10	mA	
ICCL	V _{CC} = 5.5 V,	VI = 4.5 V		20	32		20	32	mA	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (OUTPUT)	CL RL	= 50 pF = 500 Ω = MIN t			UNIT
			MIN	MAX	MIN	MAX	
^t PLH	A or B	v	1	4.8	1	4.3	200
^t PHL	A VI B		1	4.8	1	4.3	ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS023C - DECEMBER 1982 - REVISED JANUARY 1995



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_f = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





www.ti.com

23-Dec-2012

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
5962-87794012A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
5962-8779401RA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Call TI	
5962-8779401SA	ACTIVE	CFP	W	20	1	TBD	Call TI	Call TI	
5962-8869401SA	OBSOLETE	E CFP	W	20		TBD	Call TI	Call TI	
SN54ALS805AJ	OBSOLETE	E CDIP	J	20		TBD	Call TI	Call TI	
SN74ALS805ADWRE4	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	
SN74ALS805ADWRG4	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	
SN74ALS805AN3	OBSOLETE	E PDIP	Ν	20		TBD	Call TI	Call TI	
SN74AS805BDW	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AS805BDWE4	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AS805BDWG4	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AS805BN	NRND	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74AS805BNE4	NRND	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SNJ54ALS805AFK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI	
SNJ54ALS805AJ	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI	
SNJ54AS805BFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54AS805BJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SNJ54AS805BW	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



www.ti.com

23-Dec-2012

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS805A, SN54AS805B, SN74ALS805A, SN74AS805B :

• Catalog: SN74ALS805A, SN74AS805B


• Military: SN54ALS805A, SN54AS805B

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated