SDAS157B - JUNE 1982 - REVISED DECEMBER 1994


- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


The 'ALS165 are parallel-load 8-bit serial shift registers that, when clocked, shift the data toward serial (Q_H and \overline{Q}_H) outputs. Parallel-in access to each stage is provided by eight individual direct data (A–H) inputs that are enabled by a low level at the shift/load (SH/ \overline{LD}) input. The 'ALS165 have a clock-inhibit function and complemented serial outputs.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and the clock inhibit (CLK INH) input is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. The parallel inputs to the register are enabled while SH/LD is low independently of the levels of the CLK, CLK INH, or serial (SER) inputs.

SN54ALS165...J PACKAGE SN74ALS165...D OR N PACKAGE (TOP VIEW)



SN54ALS165 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


The SN54ALS165 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS165 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

| | INPUT | FUNCTION | |
|-------|-------------|------------|--------------------|
| SH/LD | CLK CLK INH | | FUNCTION |
| L | Χ | Χ | Parallel load |
| Н | Н | Χ | No change |
| Н | Χ | Н | No change |
| Н | L | \uparrow | Shift [†] |
| Н | \uparrow | L | Shift [†] |


[†] Shift = content of each internal register shifts toward serial outputs. Data at SER is shifted into first register.

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

typical shift, load, and inhibit sequences



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V _{CC} | 7 V |
|---|--------------------|
| Input voltage, V _I | 7 V |
| Operating free-air temperature range, T _A : SN54ALS165 | -55°C to 125°C |
| SN74ALS165 | 0°C to 70°C |
| Storage temperature range | -65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54ALS165, SN74ALS165 PARALLEL-LOAD 8-BIT REGISTERS

SDAS157B - JUNE 1982 - REVISED DECEMBER 1994

recommended operating conditions

| | | | SN | SN54ALS165 | | | SN74ALS165 | | |
|--------------------|---|----------|-----|------------|------|-----|------------|------|------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| VCC | Supply voltage | | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | | 2 | | | 2 | | | V |
| V _{IL} | Low-level input voltage | | | | 0.7 | | | 8.0 | V |
| loh | High-level output current | | | | -0.4 | | | -0.4 | mA |
| l _{OL} | Low-level output current | | | | 4 | | | 8 | mA |
| f _{clock} | Clock frequency | | 0 | | 35 | 0 | | 45 | MHz |
| | D. I. d. CIK(E. 4) | CLK high | 14 | | | 11 | | | |
| tw(CLK) | Pulse duration, CLK (see Figure 1) | CLK low | 14 | | | 11 | | | ns |
| tw(load) | Pulse duration, SH/LD low | CLK low | 15 | | | 12 | | | ns |
| t _{su1} | Setup time, clock enable (see Figure 1) | | 15 | | | 11 | | | ns |
| t _{su2} | Setup time, parallel input (see Figure 1) | | 11 | | | 10 | | | ns |
| t _{su3} | Setup time, serial input (see Figure 2) | | 11 | | | 10 | | | ns |
| t _{su4} | Setup time, shift (see Figure 2) | | 15 | | | 10 | | | ns |
| th | Hold time at any input | | 4 | | | 4 | | | ns |
| T _A | Operating free-air temperature | | -55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | TEST SOMPLEMS | | | 54ALS1 | 65 | SN | 65 | | |
|------------------|---|----------------------------|--------------------|------------------|------|--------------------|------|------|------|
| PARAMETER | AMETER TEST CONDITIONS | | MIN | TYP [†] | MAX | MIN | TYP | MAX | UNIT |
| VIK | $V_{CC} = 4.5 \text{ V},$ | $I_{I} = -18 \text{ mA}$ | | | -1.5 | | | -1.5 | V |
| Voн | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ | $I_{OH} = -0.4 \text{ mA}$ | V _{CC} -2 | 2 | | V _{CC} -2 | 2 | | V |
| \/ - · | V _{CC} = 4.5 V | $I_{OL} = 4 \text{ mA}$ | | 0.25 | 0.4 | | 0.25 | 0.4 | ., |
| V _{OL} | | I _{OL} = 8 mA | | | | | 0.35 | 0.5 | V |
| lį | V _{CC} = 5.5 V, | V _I = 7 V | | | 0.1 | | | 0.1 | mA |
| lН | V _{CC} = 5.5 V, | V _I = 2.7 V | | | 20 | | | 20 | μΑ |
| IIL | $V_{CC} = 5.5 V,$ | $V_{I} = 0.4 V$ | | | -0.1 | | | -0.1 | mA |
| 1 ₀ ‡ | V _{CC} = 5.5 V, | V _O = 2.25 V | -20 | | -112 | -30 | | -112 | mA |
| lcc | V _{CC} = 5.5 V, | See Note 1 | | 12 | 24 | | 12 | 24 | mA |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 1: With the outputs open, CLK INH and CLK at 4.5 V, and a clock pulse applied to SH/LD, I_{CC} is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

switching characteristics (see Figures 1, 2, and 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _C C _L R _L T _A | UNIT | | | |
|------------------|-----------------|----------------|--|-------|-------|-------|-----|
| | , - , | (, | SN54A | LS165 | SN74A | LS165 | |
| | | | MIN | MAX | MIN | MAX | |
| fmax | | | 35 | | 45 | | MHz |
| t _{PLH} | SH/LD | A m | 4 | 23 | 4 | 20 | 20 |
| t _{PHL} | SH/LD | Any | 4 | 23 | 4 | 22 | ns |
| t _{PLH} | CL I/ | A | 3 | 14 | 3 | 13 | |
| t _{PHL} | CLK | Any | 3 | 15 | 3 | 14 | ns |
| t _{PLH} | 11 | 0 | 3 | 14 | 3 | 13 | |
| t _{PHL} | Н | Q _H | 3 | 18 | 3 | 16 | ns |
| t _{PLH} | Н | <u>Q</u> H | 2 | 17 | 2 | 15 | ns |
| tPHL | П | ¥T | 3 | 17 | 3 | 16 | 115 |

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION




NOTES: A. The remaining six data inputs and SER are low.

- B. Prior to test, high-level data is loaded into the H input.
- C. The input pulse generators have the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, t_Γ = t_f = 2 ns.
- D. $V_{ref} = 1.3 V$


Figure 1. Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The eight data inputs and CLK INH are low. Results are monitored at Q_H at t_{n+7} .
 - B. The input pulse generators have the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_f = t_f = 2$ ns.
 - C. $V_{ref} = 1.3 V$

Figure 2. Voltage Waveforms



NOTE A: CL includes probe and jig capacitance.

Figure 3. Load Circuit for Switching Tests







PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp (3) |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|--------------------|
| SN74ALS165D | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS165DE4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS165DG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS165DR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS165DRE4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS165DRG4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS165N | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74ALS165N3 | OBSOLETE | PDIP | N | 16 | | TBD | Call TI | Call TI |
| SN74ALS165NE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SNJ54ALS165J | OBSOLETE | CDIP | J | 16 | | TBD | Call TI | Call TI |
| SNJ54ALS165W | OBSOLETE | CFP | W | 16 | • | TBD | Call TI | Call TI |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





| Α | 0 | Dimension designed to accommodate the component width |
|----|---|---|
| В | 0 | Dimension designed to accommodate the component length |
| | | Dimension designed to accommodate the component thickness |
| ٧ | ٧ | Overall width of the carrier tape |
| ГР | 1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| SN74ALS165DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |






*All dimensions are nominal

| Ī | Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|---|--------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| I | SN74ALS165DR | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 | |


14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products Applications

Automotive and Transportation www.ti.com/automotive Audio www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy

Clocks and Timers www.ti.com/clocks Industrial www.ti.com/medical Interface interface.ti.com Medical www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>