D2684, DECEMBER 1982 - REVISED SEPTEMBER 1987

- High-Current 3-State Outputs Interface Directly with System Bus or Can Drive Up to 15 LSTTL Loads
- Gated Output-Control Lines for Enabling or Disabling the Outputs
- Fully Independent Clock Virtually Eliminates Restrictions for Operating in One of Two Modes
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

The 'HC173 4-bit registers include D-type flipflops featuring totem-pole 3-state outputs capable of driving highly capacitive or relatively low-impedance loads. The high-impedence third state and increased drive provide these flip-flops with the capability of being connected directly to and driving the lines in a bus-organized system without need for interface or pull-up components.


Gated enable inputs are provided on these devices for controlling the entry of data into the flip-flops. When both data-enable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the clock input. Gate output-control inputs are also provided. When both are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output-control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the function table.

The SN54HC173 is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ . The SN74HC173 is characterized for operation from  $-40\,^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ .

SN54HC173 . . . J PACKAGE SN74HC173 . . . D OR N PACKAGE (TOP VIEW)

,			,
мП	1	U 16	□ vcc
NΩ	2	15	CLR
10 🖺	3	14	_ 1D
2Q 🗀	4	13	2D
30 🖺	5	12	□ 3D
40	6	11	☐ 4D
CLK [	7	10	□ <u>G</u> 2
GND [	8	9	[]

SN54HC173 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

#### **FUNCTION TABLE**

	INPUTS							
CLEAR	CLOCK	DATA	ENABLE	DATA	OUTPUT			
CLEAN	CLOCK	G1	Ğ2	D	u			
Н	×	Х	Х	Х	L			
L	L	×	Х	X	αo			
L	1	н	X	X	αo			
L	t	×	н	X	σ <sub>0</sub> σ <sub>0</sub>			
L	t i	L	Ł	L	L			
L	l t	l L	L	Ιн	H			

When either M or N (or both) is (are) high, the output is disabled to the high-impedence state; however, sequential operation of the flip-flops is not affected.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1982, Texas Instruments Incorporated


2-247

POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

2


**HCMOS Devices** 

logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.



2-248

POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

# absolute maximum ratings over operating free-air temperature range†

Supply voltage, VCC0.5 \	/ to 7 V
Input clamp current, $I_{ K }(V_{ } < 0 \text{ or } V_{ } > V_{CC})$	± 20 mA
Output clamp current, IOK(VO < 0 or VO > VCC)	± 20 mA
Continuous output current, IO (VO = 0 to VCC)	± 25 mA
Continuous current through VCC or GND pins	± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D or N package	. 260°C
Storage temperature range	) 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating contitions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			s	SN54HC173 SN74HC173		UNIT			
			MIN	NOM	MAX	MIN	NOM	MAX	01417
Vcc	Supply voltage		2	5	6	2	5	6	٧
		V <sub>CC</sub> = 2 V	1.5			1.5			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		V <sub>CC</sub> = 6 V	4.2			4.2			
		V <sub>CC</sub> = 2 V	0		0.3	0		0.3	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 4.5 V	0		0.9	0		0.9	V
		V <sub>CC</sub> = 6 V	0		1.2	0		1.2	
VI	Input voltage		0		Vcc	0		Vcc	V
Vo	Output voltage		0		Vcc	0		Vcc	V
		V <sub>CC</sub> = 2 V	0		1000	0		1000	
tt	Input transition (rise and fall) times	V <sub>CC</sub> = 4.5 V	0		500	0		500	ns
		V <sub>CC</sub> = 6 V	0		400	0		400	
TA	Operating free-air temperature	<u> </u>	- 55		125	-40		85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TA = 25°C			SN54HC173		SN74HC173		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONT
		2 V	1.9	1.998		1.9		1.9		
	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
V <sub>OH</sub>		6 V	5.9	5.999		5.9		5.9		٧
	VI = VIH or VIL, IOH = -6 mA	4.5 V	3.98	4.30		3.7		3.84		
İ	VI = VIH or VIL, IOH = -7.8 mA	6 V	5.48	5.80		5.2		5.34		
-		2 V		0.002	0.1		0.1		0.1	
	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OL} = 20 \mu A$	4.5 V	ļ.	0.001	0.1		0.1	ļ	0.1	
VOL		6 V		0.001	0.1		0.1	l	0.1	V
	VI = VIH or VIL, IOL = 6 mA	4.5 V		0.17	0.26		0.4		0.33	
-	VI = VIH or VIL, IOL = 7.8 mA	6 V		0.15	0.26		0.4	I	0.33	
11	VI = VCC or 0	6 V		±0.1	±100		± 1000	:	± 1000	nA
loz	VO = VCC or 0	6 V		±0.01	±0.5		±10		± 5	μA
<sup>1</sup> CC	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0	6 V			8		160		80	μΑ
Ci		2 to 6 V		3	10		10		10	рF



timing requirements over recommended operating free-air temperature range (unless otherwise noted)

				TA = 25°C		SN54HC173		SN74HC173		
L			vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	0	6	0	4.2	0	5	
fclock	Input clock frequency		4.5 V	0	31	0	21	0	25	MHz
			6 V	0	36	0	25	0	29	
			2 V	80		120		100		
		CLK high or low	4.5 V	16		24		20		ns
	Pulse duration		6 V	14		20		17		
tw	ruise duration		2 V	80		120		100		
		CLR high	4.5 V	16		24		20		ns
		i	6 V	14		20		17		
		G1 and G2	2 V	100		150		125		
			4.5 V	20		30		25		ns
			6 V	17		25		21		
		Data	2 V	100		150		125		
t <sub>su</sub>	Setup time before CLK1		4.5 V	20		30		25		ns
			6 V	17		25		21		
			2 V	90		135		115		
		CLR inactive	4.5 V	18		27		23		ns
			6 V	15		23		19		
			2 V	0		Ö		0		
		G1 and G2	4.5 V	0		0		0		กร
١.	11.11.5		6 V	0		0		0		
th	Hold time after CLK1		2 V	0		0		0		
		Data	4.5 V	0		0		0		ns
			6 V	0		0		0		



## switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 50 pF (see Note 1)

		TO (OUTDUIT)		TA = 25°C		A = 25°C   SN54HC173		SN74HC173		UNIT	
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6	8		4.2		5		
f <sub>max</sub>			4.5 V	31	46		21		25		MHz
			6 V	36	55		25		29		
			2 V		78	150		225		190	
t <sub>PHL</sub>	CLR	Any	4.5 V		21	30		45		38	ns
			6 V		20	26		38	1	32	
			2 V		78	150		225		190	
<sup>t</sup> pd	CLK	Any	4.5 V		21	30	ļ	45		38	ns
ρū			6 V		20	26		38		32	
			2 V		78	150		225		190	
t <sub>en</sub>	M or N	Any	4.5 V		20	30		45		38	ns
0			6 V		15	26		38		32	Ì
			2 V		40	150	1	225		190	
<sup>t</sup> dis	M or N	Any	4.5 V		18	30	1	45		38	ns
ais		·	6 V		16	26		38		32	
	<del></del>		2 V	<b>†</b>	20	60	1	90		75	
tt		Any	4.5 V		8	12		18	1	15	ns
		<u>'</u>	6 V	1	6	10		15	1	13	l

Γ	Cpd	Power dissipation capacitance	No load, T <sub>A</sub> = 25 °C	29 pF typ
L				

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150 pF$ (see Note 1)

		TO (0)(TD()T)		TA = 25	5°C	SN54HC173	SN74HC173	UNIT
PARAMETER	FROM (INPUT)	TO (OUTPUT)	vcc	MIN TYP	MAX	MIN MAX	MIN MAX	UNII
			2 V	100	200	300	250	
tPHL	CLR	Any	4.5 V	28	40	60	50	ns
			6 V	21	34	51	43	
			2 V	100	200	300	250	
tpd	CLR	Any	4.5 V	28	40	60	50	ns
,			6 V	21	34	51	43	
	M or N	M or N Any	2 V	100	200	300	250	
t <sub>en</sub>			4.5 V	28	40	60	50	ns
5,,			6 V	21	34	51	43	
			2 V	45	210	315	265	
tt		Any	4.5 V	17	42	63	53	ns
,			6 V	13	36	53	45	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

