DECEMBER 1972 - REVISED MARCH 1988

- Designed Specifically for High-Speed:
   Memory Decoders
   Data Transmission Systems
- 3 Enable Inputs to Simplify Cascading and/or Data Reception
- Schottky-Clamped for High Performance

#### description


These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these docoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.

The 'LS138, SN54S138, and SN74S138A decode one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.


All of these decoder/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and to simplify system design.

The SN54LS138 and SN54S138 are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The SN74LS138 and SN74S138A are characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

SN54LS138, SN54S138.... J OR W PACKAGE SN74LS138, SN74S138A.... D OR N PACKAGE (TOP VIEW)




SN54LS138, SN54S138 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

#### logic symbols†



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.



# SN54LS138, SN54S138, SN74LS138, SN74S138A 3-LINE-TO 8-LINE DECODERS/DEMULTIPLEXERS

logic diagram and function table

'LS138, SN54S138, SN74S138A



Pin numbers shown are for D, J, N, and W packages.

'LS138, SN54138, SN74S138A **FUNCTION TABLE** 

	1)	IPUT	S							^		
ENA	BLE	S	ELEC	T	OUTPUTS							
G1	Ğ2*	С	8	Α	YO	Y1	Y2	Υ3	Y4	Y5	Y6	<b>Y7</b>
Х	Н	×	×	×	Н	Н	Н	Н	Н	Н	Н	Н
L	Х	х	Х	X	н	Н	Н	Н	Н	Н	Н	Н
н	L	L	L	L	L	н	Н	Н	Н	Н	Н	Н
Н	L	L	L	н	н	Ļ	Н	Н	Н	H	H	Н
Н	L	L	Н	L	н	н	L	Н	Н	Н	Н	H
н	L	L.	н	Н	н	н	н	L	Н	Н	H	Н
н	L	н	Ļ	L	н	Н	Н	Н	L	Н	Н	Н
Н	L	H	L	Н	Н	Н	Н	Н	Н	Ļ	Н	H
н	L	н	Н	L	Н	н	Н	H	Н	Н	L	Н
Н	Ł	Н	Н	Н	н	Н	н	Н	Н	H	Н	L

\* $\overline{G}2 = \overline{G}2A + \overline{G}2B$   $H \Rightarrow$  high level,  $L \Rightarrow$  low level,  $X \Rightarrow$  irrelevant

# schematics of inputs and outputs **EQUIVALENT OF EACH EQUIVALENT OF EACH** TYPICAL OF OUTPUTS **ENABLE INPUT OF 'LS138** OF 'L\$138 SELECT INPUT OF 'LS138 -vcc Vcc -120 Ω NOM Vcc-5 kΩ NOM 20 kΩ NOM **INPUT** OUTPUT INPUT -**EQUIVALENT OF EACH** TYPICAL OF OUTPUTS INPUT OF \$N54\$138, \$N74\$138A OF SN54S138, SN74S13BA -Vcc 50 Ω NOM Vcc -2.8 kΩ NOM INPUT OUTPUT

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	٧
Input voltage	٧
Operating free-air temperature range: SN54LS138, SN54S138 55°C to 125°	С
SN74LS138, SN74S138A 0°C to 70°	Ç
Storage temperature range	С

NOTE 1: Voltage values are with respect to network ground terminal.

### SN54LS138, SN74LS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

### recommended operating conditions

	·	S	N54LS1	38	S	N74LS1	38	LIBIAT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.7			0.8	ν
lOH	High-level output current			-0.4			-0.4	mA
lOL	Low-level output current			4			8	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		S	N54LS1	38	S	N74LS1	38	LINUT
PARAMETER	TEST CONDITIONS	j	MIN	TYP‡	MAX	MIN	TYP‡	MAX	TINU
Vικ	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA				- 1.5			-1.5	V
VoH	$V_{CC} = MIN$ , $V_{H} = 2 V$ , $V_{IL} = MAX$ $I_{OH} = -0.4 \text{ mA}$	,	2.5	3.4		2.7	3.4		٧
	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	.,
VOL	V <sub>IL</sub> = MAX	IOL = 8 mA					0.35	0.5	V
tj .	VCC = MAX. VI = 7 V			-	0.1			0.1	mA
lн	$V_{CC} = MAX$ , $V_{I} = 2.7 V$				20			20	μΑ
1	VCC = MAX, V <sub>I</sub> = 0.4 V	Enable			-0.4			-0.4	mΑ
կլ	ACC = MAY: A1 = 0.4 A	A, B, C			-0.2			-0.2	ША
los §	V <sub>CC</sub> = MAX		- 20		100	- 20		- 100	mA
<sup>I</sup> CC	V <sub>CC</sub> = MAX. Outputs enabled and open			6.3	10		6.3	10	mA

<sup>&</sup>lt;sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### switching characteristics, VCC = 5 V, $T_A = 25 \text{ °C}$

PARAMETER <sup>§</sup>	FROM	TO	LEVELS	TEST CONDITIONS		N54LS1 N74LS1		UNIT
	(INPUT)	(OUTPUT)	OF DELAY		MIN	TYP	MAX	
t <b>P</b> LH			2			11	20	ns
<sup>t</sup> PHL	Binary		} ~			18	41	ns
t <sub>PLH</sub>	Select	Any				21	27	ns
tPHL		ļ	3	Rլ = 2 kΩ. Cլ = 15 pF	,	20	39	ns
<sup>†</sup> PLH				See Note 2		12	18	ns
tPHL	F		2			20	32	пѕ
tPLH	Enable	Any	2			14	26	ns
<sup>t</sup> PHL		İ	3			13	38	ns

TtpLH = propagation delay time, low-to-high-level outut



 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V. T<sub>A</sub> = 25 °C.  $^{\$}$  Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

tpHL = propagation delay time, high-to-low-level output
NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	٧
Input voltage	٧
Operating free-air temperature range: SN54S13855°C to 125°	'n
SN74S138A	,C
Storage temperature range65 °C to 150 °	C,

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		, s	N54S1:	38	Si	V74S13	8A	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcс	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
юн	High-level output current			- 1		_	-1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	- 55		125	0	·	70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>		1	N54S13		UNIT
				MIN	TYP <sup>‡</sup>	MAX	
Vικ	V <sub>CC</sub> = MIN,	I <sub> </sub> = -18 mA			_	-1.2	V
V	)/ NAINI	Viv. = 2 V Viv. = 0.9 V Inv. = 1 mA	SN54S'	2.5	3.4		٧
∨он	VCC = MIN,	$V_{IH} = 2 \text{ V},  V_{IL} = 0.8 \text{ V}.  I_{OH} = -1 \text{ mA}$	SN745'	2.7	3.4		v
VOL	V <sub>CC</sub> = MIN,	$V_{IH} = 2 \text{ V},  V_{IL} = 0.8 \text{ V},  I_{OL} = 20 \text{ mA}$				0.5	V
l <sub>l</sub>	V <sub>CC</sub> = MAX,	$V_{  } = 5.5 \text{ V}$				1	mA
lН	VCC = MAX.	V <sub>I</sub> = 2.7 V				50	μА
ll	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.5 V				- 2	mΑ
los §	VCC = MAX			-40		- 100	mΑ
icc	V <sub>CC</sub> = MAX.	Outputs enabled and open			49	74	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

### SN54S138, SN74S13BA 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

### switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER <sup>†</sup>	FROM	TO	LEVELS	TEST CO	NDITIONS	4	N54S13		UNIT
	(INPUT)	(OUTPUT)	OF DELAY			MIN	TYP	MAX	] 
tPLH							4.5	7	ns
<sup>t</sup> PHL	Binary	<b>a</b>	2	1			7	10.5	ns
<sup>t</sup> PLH	Select	Any	3	]			7.5	12	ns
tPHL			3	$R_{L} = 280 \Omega$	$C_L = 15 pF$ ,		8	12	ns
tPLH			2	See Note 2			5	8	กร
tpHL	<b>.</b>		2	1		F T	7	11	ns
<sup>t</sup> PLH	Enable	Any	3	}			. 7	11	ns
tPHL		<u> </u>		}			7	11	ns

<sup>†</sup>tpLH = propagation delay time, low-to-high-level output tpHL = propagation delay time, high-to-low-level output NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

28-Aug-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
76005012A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
7600501EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	
7600501EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	
7600501FA	ACTIVE	CFP	W	16	1	TBD	Call TI	Call TI	
7600501FA	ACTIVE	CFP	W	16	1	TBD	Call TI	Call TI	
76041012A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
76041012A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
7604101EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	
7604101EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	
7604101FA	ACTIVE	CFP	W	16	1	TBD	Call TI	Call TI	
7604101FA	ACTIVE	CFP	W	16	1	TBD	Call TI	Call TI	
JM38510/07701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
JM38510/07701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
JM38510/07701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
JM38510/07701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
JM38510/30701B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
JM38510/30701B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
JM38510/30701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
JM38510/30701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
JM38510/30701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
JM38510/30701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
JM38510/30701SEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
JM38510/30701SEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
JM38510/30701SFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
JM38510/30701SFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
M38510/07701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
M38510/07701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
M38510/07701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
M38510/07701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
M38510/30701B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	



www.ti.com 28-Aug-2012

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
M38510/30701B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
M38510/30701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
M38510/30701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
M38510/30701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
M38510/30701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
M38510/30701SEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
M38510/30701SEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
M38510/30701SFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
M38510/30701SFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
SN54LS138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SN54LS138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SN54S138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SN54S138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SN74LS138D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



28-Aug-2012

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN74LS138DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS138N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS138N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	
SN74LS138N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	
SN74LS138NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS138NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS138NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS138NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74S138AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74S138ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74S138ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74S138AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74S138AN3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	
SN74S138ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SNJ54LS138FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54LS138FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54LS138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	



www.ti.com 28-Aug-2012

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SNJ54LS138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SNJ54LS138W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
SNJ54LS138W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
SNJ54S138FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54S138FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54S138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SNJ54S138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SNJ54S138W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
SNJ54S138W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS138, SN54LS138-SP, SN74LS138:





www.ti.com 28-Aug-2012

● Catalog: SN74LS138, SN54LS138

Military: SN54LS138

• Space: SN54LS138-SP

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS138DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS138NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1


www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS138DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS138NSR	SO	NS	16	2000	367.0	367.0	38.0


#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F16)

# CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

#### Products Applications

Automotive and Transportation www.ti.com/automotive Audio www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps DSP

DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>