

Automotive-grade N-channel 40 V, 4.3 mΩ typ., 120 A
STripFET™ II Power MOSFET in a D²PAK and TO-220

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{tot}
STB100NF04T4	40 V	4.6 mΩ	120 A	300 W
STP100NF04	40 V	4.6 mΩ	120 A	300 W

- AEC-Q101 qualified
- Exceptional dv/dt capability
- 100% avalanche tested
- Low gate charge



Applications

- Switching applications

Description

These Power MOSFETs have been developed using STMicroelectronics' unique STripFET process, which is specifically designed to minimize input capacitance and gate charge. This renders the devices suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.

Table 1: Device summary

Order code	Marking	Package	Packing
STB100NF04T4	B100NF04	D ² PAK	Tape and reel
STP100NF04	P100NF04	TO-220	Tube

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
2.1	Electrical characteristics (curves).....	6
3	Spice thermal model	10
4	Test circuits	11
5	Package information	12
5.1	D ² PAK packing information	12
5.2	D ² PAK packing information	15
5.3	TO-220 package information.....	17
6	Revision history	19

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	40	V
V_{GS}	Gate- source voltage	± 20	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25^\circ C$	120	A
$I_D^{(1)}$	Drain current (continuous) at $T_C=100^\circ C$	120	A
$I_{DM}^{(2)}$	Drain current (pulsed)	480	A
P_{TOT}	Total dissipation at $T_C = 25^\circ C$	300	W
$dv/dt^{(3)}$	Peak diode recovery voltage slope	6	V/ns
$E_{AS}^{(4)}$	Single pulse avalanche energy	1.2	J
T_j	Operating junction temperature range	- 55 to 175	$^\circ C$
T_{stg}	Storage temperature range		

Notes:

(1)Current limited by package

(2)Pulse width limited by safe operating area.

(3) $I_{SD} \leq 120$ A, $dI/dt \leq 300A/\mu s$, $V_{DD} = V_{(BR)DSS}$, $T_j \leq T_{JMAX}$ (4)Starting $T_j = 25^\circ C$, $I_D = 60$ A, $V_{DD} = 30$ V.

Table 3: Thermal data

Symbol	Parameter	Value		Unit
		D ² PAK	TO-220	
$R_{thj-case}$	Thermal resistance junction-case	0.5		$^\circ C/W$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb	35		$^\circ C/W$
$R_{thj-amb}$	Thermal resistance junction-ambient		62.5	$^\circ C/W$

Notes:(1)When mounted on a 1-inch² FR-4 board, 2oz Cu.

2 Electrical characteristics

($T_C = 25^\circ\text{C}$ unless otherwise specified)

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$I_D = 250 \mu\text{A}, V_{GS} = 0 \text{ V}$	40			V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA
		$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$ $T_C = 125^\circ\text{C}$ ⁽¹⁾			10	μA
I_{GSS}	Gate body leakage current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			± 100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2		4	V
$R_{DS(\text{on})}$	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 50 \text{ A}$		4.3	4.6	$\text{m}\Omega$

Notes:

⁽¹⁾Defined by design, not subject to production test

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	5100		pF
C_{oss}	Output capacitance		-	1300		pF
C_{rss}	Reverse transfer capacitance		-	160		pF
Q_g	Total gate charge	$V_{DD} = 32 \text{ V}, I_D = 120 \text{ A}, V_{GS} = 10 \text{ V}$ (see <i>Figure 21: "Test circuit for gate charge behavior"</i>)	-	110	150	nC
Q_{gs}	Gate-source charge		-	35		nC
Q_{gd}	Gate-drain charge		-	70		nC
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 60 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 20: "Test circuit for resistive load switching times"</i> and <i>Figure 25: "Switching time waveform"</i>)	-	35		ns
t_r	Rise time		-	220		ns
$t_{d(off)}$	Turn-off delay time		-	80		ns
t_f	Fall time		-	50		ns

Table 6: Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		120	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		480	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 120 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.3	V
t_r	Reverse recovery time	$I_{SD} = 120 \text{ A}, V_{DD} = 20 \text{ V},$ $di/dt = 100 \text{ A}/\mu\text{s} \text{ V}, T_j = 150 \text{ }^\circ\text{C}$	-	75	-	ns
$t_{d(off)}$	Reverse recovery charge		-	185	-	nC
t_f	Reverse recovery current	(see <i>Figure 22: "Test circuit for inductive load switching and diode recovery times"</i>)	-	5	-	A

Notes:

(1)Pulse width limited by safe operating area.

(2)Pulsed: Pulse duration = 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2: Power dissipation vs. temperature




Figure 3: Max Id current vs. temperature




Figure 4: Output characteristics




Figure 5: Transfer characteristics




Figure 6: Transconductance





Figure 7: Static drain-source on-resistance



STB100NF04T4, STP100NF04

Electrical characteristics

Figure 8: Gate charge vs. gate-source voltage




Figure 9: Capacitance variations




Figure 10: Normalized gate threshold voltage vs. temperature




Figure 11: Normalized on-resistance vs. temperature




Figure 12: Source-drain diode forward characteristics





Figure 13: Normalized BVDSS vs. temperature



Electrical characteristics

STB100NF04T4, STP100NF04

Figure 14: Thermal resistance $R_{thj-pcb}$ vs. PCB copper area




Figure 15: Thermal impedance




Figure 16: Max power dissipation vs. PCB copper area






Figure 17: Safe operating area





The previous curve give the safe operating area for unclamped inductive loads, single pulse or repetitive, under the following conditions:

$$P_{D(AVE)} = 0.5 * (1.3 * B_{VDSS} * I_{AV})$$

$$E_{AS(AR)} = P_{D(AVE)} * T_{AV}$$

Where:

I_{AV} is the allowable current in avalanche

P_{D(AVE)} is the average power dissipation in avalanche(single pulse)

t_{AV} is the time in avalanche

To derate above 25°C, at fixed I_{AV}, the following equation must be applied:

$$I_{AV} = 2 * (T_{Jmax} - T_{CASE}) / (1.3 * B_{VDSS} * Z_{th})$$

Where:

Z_{th} = K * R_{th} is the value coming from normalized thermal response at fixed pulse width equal to T_{AV}

3 Spice thermal model

Figure 19: Spice model schematic




Table 7: Spice parameter

Parameter	Node	Value
CTERM1	5 - 4	0.011
CTERM1	4 - 3	0.0012
CTERM3	3 - 2	0.05
CTERM4	2 - 1	0.1
RTERM1	5 - 4	0.09
RTERM2	4 - 3	0.02
RTERM3	3 - 2	0.11
RTERM4	2 - 1	0.17

4 Test circuits

Figure 20: Test circuit for resistive load switching times




Figure 21: Test circuit for gate charge behavior




Figure 22: Test circuit for inductive load switching and diode recovery times




Figure 23: Unclamped inductive load test circuit




Figure 24: Unclamped inductive waveform





Figure 25: Switching time waveform



5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

5.1 D²PAK packing information

Figure 26: D²PAK (TO-263) type A package outline





Table 8: D²PAK (TO-263) type A package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
c	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10		10.40
E1	8.50	8.70	8.90
E2	6.85	7.05	7.25
e		2.54	
e1	4.88		5.28
H	15		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.4	
V2	0°		8°

Figure 27: D²PAK (TO-263) recommended footprint (dimensions are in mm)



5.2 D²PAK packing information

Figure 28: Tape outline





Figure 29: Reel outline

Table 9: D²PAK tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	10.5	10.7	A		330
B0	15.7	15.9	B	1.5	
D	1.5	1.6	C	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	T		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity		1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
T	0.25	0.35			
W	23.7	24.3			

5.3 TO-220 package information

Figure 30: TO-220 type A package outline




Table 11: TO-220 type A mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
c	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
e	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øP	3.75		3.85
Q	2.65		2.95

6 Revision history

Table 12: Document revision history

Date	Revision	Changes
23-Mar-2005	2	New template
01-Mar-2006	3	Removed I ² PAK and inserted D ² PAK.
04-Sep-2006	4	New template,no content change
20-Feb-2007	5	Typo mistake on page 1
16-Mar-2013	6	Minor text changes – Modified: <i>Figure 17</i> – Updated: Section 4: <i>Package mechanical data</i> and Section 5: <i>Packaging mechanical data</i>
21-Nov-2016	7	Updated title in cover page. Updated Section 2: "Electrical characteristics" . Minor text changes.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved