DECEMBER 1983-REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


#### description


These devices contain 4-wide AND-OR-INVERT gates. They perform the following Boolean functions:

'54 Y = 
$$\overrightarrow{AB}$$
 +  $\overrightarrow{CD}$  +  $\overrightarrow{EF}$  +  $\overrightarrow{GH}$   
LS54 Y =  $\overrightarrow{AB}$  +  $\overrightarrow{CDE}$  +  $\overrightarrow{FGH}$  +  $\overrightarrow{IJ}$ 


The SN5454 and SN54LS54 are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125 $\,^{\circ}\text{C}$ . The SN7454 and SN74LS54 are characterized for operation from 0 $\,^{\circ}\text{C}$  to 70 $\,^{\circ}\text{C}$ .

#### logic diagrams (positive logic)







SN5454 . . . W PACKAGE (TOP VIEW)



SN54LS54 . . . J OR W PACKAGE SN74LS54 . . . D OR N PACKAGE (TOP VIEW)




SN54LS54 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection
NU-Make no external connection

# SN5454, SN54LS54, SN7454, SN74LS54 4-WIDE AND-OR-INVERT GATES


### logic symbols†






positive logic:  $Y = \overline{AB + CDE + FGH + IJ}$ 

### schematics





Resistor values shown are nominal.

The portion of the circuits within the dashed lines is repeated for each additional 2- or 3-input AND section, as shown in the logic diagram and logic symbols.

<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N package. For the SN54LS54 only, they apply also for the W package.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note	1)	7 V
Input voltage		5.5 V
Operating free-air temperature:	SN5454	-55°C to 125°C
	SN7454	0°C to 70°C
Storage temperature range		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		1	\$N5454			SN7454			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2	= =		٧	
VIL	Low-level input voitage			9.0			8.0	٧	
	High-level output current			- 0.4			0.4	mΑ	
IOL	Low-level output current			16			16	mA	
TA	Operating free-air temperature	<b>– 55</b>		125	0		70	°C	

### electrical characterics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	Tron contract		SN5454				UNIT			
		TEST CONDITIONS†	MIN	TYP#	MAX	MIN	TYP ‡	MAX	UNII	
V <sub>IK</sub>	VCC = MIN.	I <sub>I</sub> = - 12 mA				- 1.5			- 1.5	V
∨он	VCC = MIN,	V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> = - 0.4 mA	2.4	3.4		2.4	3.4		V
VOL	V <sub>CC</sub> = MIN.	V <sub>1H</sub> = 2 V,	I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	٧
I <sub>1</sub>	VCC = MAX,	V; = 5.5 V				1			1	mA
ΊΗ	VCC = MAX,	V <sub>1</sub> = 2.4 V				40			40	μΑ
IIL	V <sub>CC</sub> = MAX,	V; = 0.4 V				- 1.6			- 1.6	mA
losi	V <sub>CC</sub> = MAX			20		<b>– 55</b>	- 18	•	<b>– 55</b>	mA
Іссн	V <sub>CC</sub> = MAX,	V <sub> </sub> = 0 V			4	8		4	8	mΑ
CCL	VCC = MAX,	See Note 2			5.1	9.5		5.1	9.5	mΑ

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

### switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP	MAX	UNIT
<sup>†</sup> PLH	0	,	$R_1 = 400 \Omega$ , $C_1 = 15 pF$	13	22	ns
tPHL.	Апу	· · · · · · · · · · · · · · · · · · ·	A[ - 400 32,	8	15	ns <sup>-</sup>

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

<sup>‡</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time.

## SN54LS54, SN74LS54 4-WIDE AND-OR-INVERT GATES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note	1)	 	 	 7 \	V
Input voltage		 	 	 7 \	V
Operating free-air temperature:	SN54LS54	 	 . <b>.</b> . <i>.</i>	 -55°C to 125°C	С
	SN74LS54	 	 	 0°C to 70°0	C
Storage temperature range		 	 	 -65°C to 150°C	Ċ

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		S	SN54LS54			SN74LS54			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2			٧	
VIL	Low-level input voltage			0.7			8.0	V	
ІОН	High-level output current			- 0.4			- 0.4	mA	
OL	Low-level output current			4			8	mΑ	
ŤΑ	Operating free-air temperature	- 55		125	0		70	°c	

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†		S	SN54LS54				SN74LS54			
	1	TEST CONDIT	TONS.	MIN	TYP \$	MAX	MIN	TYP ‡	MAX	TINU	
VIK	VCC = MIN,	l <sub>1</sub> = 18 mA				- 1.5			- 1.5	* V	
Voн	V <sub>CC</sub> = MIN,	VIL = MAX,	OH = - 0.4 mA	2.5	3.4		2.7	3.4		V	
VOL	V <sub>CC</sub> = MIN,	V <sub>1H</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	1	
- <del></del>	V <sub>CC</sub> = MIN	V <sub>IH</sub> = 2 V,	IOL = 8 mA					0.35	0.5	V	
li .	VCC = MAX,	V <sub>I</sub> = 7 V				0.1			0.1	mΑ	
Чн	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				20			20	μА	
<u> </u>	V <sub>CC</sub> = MAX,	V <sub> </sub> = 0.4 V		7 7		- 0.4			- 0.4	mA	
losş	V <sub>CC</sub> = MAX			- 20		- 100	- 20		<b>– 100</b>	mΑ	
Іссн	V <sub>CC</sub> = MAX,	V; = 0 V			8.0	1.6		8.0	1.6	mΑ	
'CCL	V <sub>CC</sub> = MAX,	See Note 2			1	2		1	2	mΑ	

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <b>P</b> LH	Anv	v	$R_1 \approx 2 k\Omega$ , $C_1 = 15 pF$		12	20	ns
<sup>t</sup> PHL	Ally		[	12.5	20	กร	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>\</sup>ddagger$  All typical values are at VCC = 5 V, TA = 25°C.

<sup>§</sup>Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated