


DECADE COUNTER; 4-BIT BINARY COUNTER

The SN54/74LS290 and SN54/74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divide-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the <u>clock</u> inputs. Each section can be used separately or tied together (Q to CP)to form BCD, Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS290 also has a 2-input gated Master Set (Preset 9).

- Corner Power Pin Versions of the LS90 and LS93
- Low Power Consumption . . . Typically 45 mW
- High Count Rates . . . Typically 42 MHz
- Choice of Counting Modes . . . BCD, Bi-Quinary, Binary
- Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

SN54/74LS290 SN54/74LS293

DECADE COUNTER; 4-BIT BINARY COUNTER

LOW POWER SCHOTTKY



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

SN54LSXXXJ Ceramic SN74LSXXXN Plastic SN74LSXXXD SOIC

PIN NAMES


LOADING (Note a)

		HIGH	LOW
CP ₀	Clock (Active LOW going edge) Input to ÷2 Section.	0.05 U.L.	1.5 U.L.
<u>CP</u> 1	Clock (Active LOW going edge) Input to ÷5 Section (LS290).	0.05 U.L.	2.0 U.L.
CP1	Clock (Active LOW going edge) Input to ÷8 Section (LS293).	0.05 U.L.	1.0 U.L.
MR1, MR2	Master Reset (Clear) Inputs	0.5 U.L.	0.25 U.L.
MS1, MS2	Master Set (Preset-9, LS290) Inputs	0.5 U.L.	0.25 U.L.
Q0	Output from ÷2 Section (Notes b & c)	10 U.L.	5 (2.5) U.L.
Q1, Q2, Q3	Outputs from ÷5 & ÷8 Sections (Note b)	10 U.L.	5 (2.5) U.L.


NOTES


- a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- c) The Q₀ Outputs are guaranteed to drive the full fan-out plus the $\overline{\text{CP}_1}$ Input of the device.

LOGIC SYMBOL



LOGIC DIAGRAMS





FUNCTIONAL DESCRIPTION

The LS290 and LS293 are 4-bit ripple type Decade, and 4-Bit Binary counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS290) or divide-by-eight (LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q₀ output of each device <u>is</u> designed and specified to drive the rated fan-out plus the CP₁ input of the device.

A gated AND asynchronous Master Reset (MR $_1\cdot$ MR $_2$) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set (MS $_1\cdot$ MS $_2$) is provided on the LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes:

LS290

A. BCD Decade (8421) Counter — the CP1 input must be

- externally connected to the Q₀ output. The CP₀ input receives the incoming count and a BCD count sequence is produced.

 Symmetrical Bi-quinary Divide-By-Ten Counter The Q₂
- B. Symmetrical Bi-quinary Divide-By-Ten Counter The Q₃ output must be externally connected to the CP₀ input. The input count is then applied to the CP₁ input and a divide-by-ten square wave is obtained at output Q₀.
- C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function (CP $_0$ as the input and Q $_0$ as the output). The CP $_1$ input is used to obtain binary divide-by-five operation at the Q $_3$ output.

LS293

- A. 4-Bit Ripple Counter The output Q₀ must be externally connected to input CP₁. The input count pulses are applied to input CP₀. Simultaneous division of 2, 4, 8, and 16 are performed at the Q₀, Q₁, Q₂, and Q₃ outputs as shown in the truth table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input CP₁. Simultaneous frequency divisions of 2, 4, and 8 are available at the Q₁, Q₂, and Q₃ outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

LS290 MODE SELECTION

R	ESET/SI	T INPUT	S	OUTPUTS				
MR ₁	MR ₂	MS ₁	MS ₂		Q_0	Q ₁	Q_2	Q ₃
Н	Н	L	Х		L	L	L	L
Н	Н	Х	L		L	L	L	L
Х	Х	Н	Н		Н	L	L	Н
L	Х	L	Х			Co	ount	
Х	L	Х	L			Co	ount	
L	Х	Х	L			Co	ount	
Х	L	L	Х			Co	ount	

LS290 BCD COUNT SEQUENCE

	ì	011	TDUT						
COUNT		OUTPUT							
	Q_0	Q_1	Q_2	Q_3					
0	L	L	L	L					
1	Н	L	L	L					
2	L	Н	L	L					
3	Н	Н	L	L					
4	L	L	Н	L					
5	Н	L	Н	L					
6	L	Н	Н	L					
7	Н	Н	Н	L					
8	L	L	L	Н					
9	Н	L	L	Н					

NOTE: Output Q₀ is connected to Input CP₁ for BCD count.

H = HIGH Voltage Level

L = LOW Voltage Level X = Don't Care

LS293 MODE SELECTION

RESET	INPUTS	OUTPUTS						
MR ₁	MR ₂	Q ₀	Q ₁	Q ₂	Q ₃			
Н	Н	L	L	L	L			
L	Н		Co	ount				
Н	L		Count					
L	L		Co	ount				

TRUTH TABLE

COUNT		OU	TPUT	
COUNT	Q_0	Q ₁	Q_2	Q ₃
0	L	L	L	Г
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L	Н
12	L	L	Н	Н
13	Н	L	Н	Н
14	L	Н	Н	Н
15	Н	Н	Н	Н

Note: Output Q₀ connected to input CP₁.

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input All Inputs	t HIGH Voltage for	
\/	Input I OW Voltage	54			0.7	V	Guaranteed Input	t LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
V_{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} =	: –18 mA	
V	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH}	= MAX, V _{IN} = V _{IH}	
VOH	Output HIGH voltage	74	2.7	3.5		V	or V _{IL} per Truth Table		
	Output I OW Valtage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH}	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	per Truth Table	
1	Input HICH Current				20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V	
lін	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V	
IIL	Input LOW Current MS, MR CP0 CP1 (LS290) CP1 (LS293)				-0.4 -2.4 -3.2 -1.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
los	Short Circuit Current (Note	1)	-20		-100	mA	V _{CC} = MAX		
Icc	Power Supply Current				15	mA	V _{CC} = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$, $C_L = 15 \text{ pF}$)

		Limits						
			LS290			LS293		
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit
fMAX	CP ₀ Input Clock Frequency	32			32			MHz
fMAX	CP ₁ Input Clock Frequency	16			16			MHz
^t PLH ^t PHL	Propagation Delay, CP ₀ Input to Q ₀ Output		10 12	16 18		10 12	16 18	ns
^t PLH ^t PHL	CP ₀ Input to Q ₃ Output		32 34	48 50		46 46	70 70	ns
^t PLH ^t PHL	CP ₁ Input to Q ₁ Output		10 14	16 21		10 14	16 21	ns
^t PLH ^t PHL	CP ₁ Input to Q ₂ Output		21 23	32 35		21 23	32 35	ns
^t PLH ^t PHL	CP ₁ Input to Q ₃ Output		21 23	32 35		34 34	51 51	ns
tPHL	MS Input to Q ₀ and Q ₃ Outputs		20	30				ns
tPHL	MS Input to Q ₁ and Q ₂ Outputs		26	40				ns
^t PHL	MR Input to Any Output		26	40		26	40	ns

AC SETUP REQUIREMENTS ($T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$)

		Limits				
		LS	LS290 LS293			
Symbol	Parameter	Min	Max	Min	Max	Unit
t _W	CP ₀ Pulse Width	15		15		ns
t _W	CP1 Pulse Width	30		30		ns
t _W	MS Pulse Width	15				ns
t _W	MR Pulse Width	15		15		ns
t _{rec}	Recovery Time MR to CP	25		25		ns

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition form HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS






Figure 1


*The number of Clock Pulses required between the tpHL and tpLH measurements can be determined from the appropriate Truth Tables.




Case 751A-02 D Suffix 14-Pin Plastic **SO-14**



Case 632-08 J Suffix



Case 646-06 N Suffix 14-Pin Plastic



- NOTES:
 1. DIMENSIONS "A" AND "B" ARE DATUMS AND
 "T" IS A DATUM SURFACE.
 2. DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
 " CONTROLLING DIMENSION: MILLIMETER.
- Y14.5M, 1982.

 Y14.5M
- 751A-02.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	8.55	8.75	0.337	0.344	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050	BSC	
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
М	O°	7º	O°	7º	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL
 4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.
 5. 632-01 THRU -07 OBSOLETE, NEW STANDARD 632-08.

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	19.05	19.94	0.750	0.785
В	6.23	7.11	0.245	0.280
C	3.94	5.08	0.155	0.200
D	0.39	0.50	0.015	0.020
F	1.40	1.65	0.055	0.065
G	2.54	BSC	0.100	BSC
J	0.21	0.38	0.008	0.015
K	3.18	4.31	0.125	0.170
L	7.62	BSC	0.300 BSC	
М	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

- NOTES:
 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
 2. DIMENSION 1." TO CENTER OF LEADS WHEN FORMED PARALLEL.
 3. DIMENSION BY DOES NOT INCLUDE MOLD ELACH

- FLASH.
 ROUNDED CORNERS OPTIONAL
 646-05 OBSOLETE, NEW STANDARD 646-06.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	18.16	19.56	0.715	0.770	
В	6.10	6.60	0.240	0.260	
C	3.69	4.69	0.145	0.185	
D	0.38	0.53	0.015	0.021	
F	1.02	1.78	0.040	0.070	
G	2.54	BSC	0.100	0.100 BSC	
H	1.32	2.41	0.052	0.095	
J	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	7.62	BSC	0.300	BSC	
M	0°	10°	O°	10°	
N	0.39	1.01	0.015	0.039	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors hamlless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and "" are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

