

Monolithic JFET-Input Operational Amplifiers

PM-155A/PM-156A/PM-157A

FEATURES

All Devices

| - | | |
|---|------------------------------------|-----------------|
| • | Low Input Bias and Offset Currents | |
| | Low Input Offset Voltage | 1.0m\ |
| | Low Input Offset Voltage Drift | |
| | Low Input Noise Current | |
| | High Common-Mode Rejection Ratio . | |
| | PM-155 (Only) L | F155 Replacemen |
| • | Low Supply Current | |
| | PM-156 (Only) Li | F156 Replacemen |
| • | High Slew Rate | |
| | Fast Settling to ±0.01% | • |
| | PM-157 (Only) L | F157 Replacemen |
| • | Wide-Bandwidth Decompensated (Avc. | - |
| | High Slew Rate | |
| | Feet Settling to +0 61% | |

GENERAL DESCRIPTION


The PM JFET-input series provides low input current, high slew rate, and direct interchangeability with LF155, 156, and 157 types. These operational amplifiers use a new process which allows fabrication of matched JFET transistors and standard bipolar transistors on the same chip. High accuracy and low cost make the PM JFET-input series useful in new designs and as replacements for modular and hybrid types. Unlike many designs, nulling the input offset voltage does not degrade common-mode rejection ratio or input offset voltage drift. Low input voltage noise and current noise plus a low 1/f noise corner frequency allow these amplifiers to be used in a variety of low noise, wide-bandwidth applications.

Dynamic specifications for the PM-155 include a slew rate of $5V/\mu s$, a 2.5MHz gain bandwidth product, and settling time to within $\pm 0.01\%$ of final value in $5.0\mu s$. The PM-156 has a slew rate of $12V/\mu s$ and a settling time of $4.0\mu s$ to $\pm 0.01\%$ of final value.

The PM-157 is a very fast decompensated device. This results in a 45V/ μ s slew rate, a 20MHz gain bandwidth product, and a settling time of 4.0 μ s. Decompensation requires a minimum closed-loop gain of five because of stability considerations.

For improved performance, see the OP-15/OP-16/OP-17 data sheet. For duals, see the OP-215 data sheet.

SIMPLIFIED SCHEMATIC



ABSOLUTE MAXIMUM RATINGS

| Supply Voltage PM-155A, PM-156A, PM-157A, PM-155, PM-156, PM-157, PM-355A, PM-356A, PM-357A ±22V |
|--|
| Operating Temperature Range |
| PM-155A, PM-156A, PM-157A, PM-155, PM-156, |
| PM-15755° C to +125° C |
| PM-355A, PM-356A, PM-357A 0°C to +70°C |
| Maximum Junction Temperature (T _i) |
| PM-155A, PM-156A, PM-157A, PM-155, PM-156, |
| PM-157+150°C |
| PM-355A, PM-356A, PM-357A+100°C |
| Differential Input Voltage |
| PM-155A, PM-156A, PM-157A, PM-155, PM-156, PM-157, |
| PM-355A, PM-356A, PM-357A ±40V |
| Input Voltage |
| PM-155A, PM-156A, PM-157A, PM-155, PM-156, PM-157, |
| PM-355A, PM-356A, PM-357A ±20V |

| Output Short-Circuit Duration | Indefinite |
|---------------------------------------|-----------------|
| Storage Temperature Range | -65°C to +150°C |
| Lead Temperature Range (Soldering, 60 | sec) +300°C |

| PACKAGE TYPE | Θ _{jA} (NOTE 2) | Θ _{j¢} | UNITS |
|------------------------|--------------------------|-----------------|-------|
| TO-99 (J) | 150 | 18 | °C/W |
| 8-Pin Hermetic DIP (Z) | 148 | 16 | °C/W |
| 20-Contact LCC (RC) | 98 | 38 | °C/W |

NOTES:

- The absolute maximum negative input voltage is equal to the negative power supply voltage.
- O_{jA} is specified for worst case mounting conditions, i.e., O_{jA} is specified for device in socket for TO, CerDIP, and LCC packages.

ELECTRICAL CHARACTERISTICS at $\pm 15V \le V_S \le \pm 20V$, -55° C $\le T_A \le +125^{\circ}$ C and $T_{HIGH} = +125^{\circ}$ C for PM-155A, PM-156A and PM-157A, 0° C $\le T_A \le +70^{\circ}$ C and $T_{HIGH} = +70^{\circ}$ C for PM-355A, PM-356A and PM-357A, unless otherwise noted.

| | | | P(P) | M-155 M-156 M-157 | A/ A | Pi Pi | M-355 M-356 M-357 | A/ A | |
|--|--|---|------------|-------------------------|---------|--------------|-------------------------|---------|--------------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Input Offset Voltage | Vos | R _S = 50Ω | | 1.4 | 2.5 | | 1.2 | 2.3 | mV_ |
| Input Offset Voltage Drift | TCVos | R _S = 50Ω | | 3 | 5 | | 3 | 5 | μV/° C |
| Change in Input Offset Drift with V _{OS} Adjust | $\left(\frac{\Delta TCV_{OS}}{\Delta V_{OS}}\right)$ | R _S = 50Ω | _ | 0.5 | _ | | 0.5 | _ | μV/°C per mV |
| Input Offset Current | los | T _j ≤ T _{HIGH} (Note 1) | | 4.0 | 10 | | 0.4 | 1.0 | nA_ |
| Input Bias Current | I _B | T _j ≤ T _{HIGH} (Note 1) | | ±10 | ±25 | | ±2 | ±5 | nA |
| Large-Signal Voltage Gain | A _{VO} | $V_S = \pm 15V, V_O = \pm 10V,$ $R_L = 2k\Omega$ | 25 | 75 | | 25 | 75 | _ | V/mV |
| Output Voltage Swing | v _o | $V_S = \pm 15V, R_L = 10k\Omega$ $V_S = \pm 15V, R_L = 2k\Omega$ | ±12 ±10 | ±13 ±12 | | ± 12 ± 10 | ±13 ±12 | | V |
| Input Voltage Range | IVR | V _S = ±15V | ±10.4 | +15.1 -12.0 | _ | ±10.4 | +15.1 -12.0 | | v |
| Common-Mode Rejection Ratio | CMRR | V _{CM} = ± IVR | 85 | 100 | | 85 | 100 | _ | d₿ |
| Power Supply Rejection Ratio | PSRR | (Note 2) | _ | 10 | 57 | _ | 10 | 57 | μV/V |

NOTES:

- 1. PMI has a bias current compensation circuit which gives improved bias current over the standard JFET input op amps. I_B and I_{OS} are measured at $V_{CM}=0$.
- Power supply rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.

ELECTRICAL CHARACTERISTICS at \pm 15V \leq V_S \leq \pm 20V, T_A = 25°C, unless otherwise noted.

| | | | | P | M-155 M-156 M-157 | A/ | P | M-355 M-356 M-357 | A/ | |
|---------------------------|-----------------|---|-------------------------|----------------|-------------------------|----------|---------|-------------------------|--------------|--------|
| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Input Offset Voltage | vos | R _S = 50Ω | - | _ | 1 | 2 | _ | 1 | 2 | mV |
| Input Offset Current | los | T _j = 25° C (Note 1) | | _ | 3 | 10 | | 3 | 10 | рA |
| Input Bias Current | IB | T _j = 25° C (Note 1) | | _ | ±30 | ±50 | - | ±30 | ±50 | pΑ |
| Input Resistance | R _{IN} | | | _ | 10 ¹² | _ | _ | 10 ¹² | _ | Ω |
| Large-Signal Voltage Gain | A _{vo} | $V_S = \pm 15V$, $V_O = \pm 10V$, $R_L = 2k\Omega$ | | 50 | 200 | | 50 | 200 | _ | V/mV |
| Supply Current | I _{SY} | V _S = ± 15V | PM-155 PM-156/PM-157 | _ | 2 5 | 4 7 | _ | 2 5 | 4 | mA |
| Slew Rate | SR | $A_{VCL} = +1, V_S = \pm 15V$ | PM-155 PM-156 | 3 10 | 5 12 | _ | 3 10 | 5 12 | _ | V/μ8 |
| | | $A_{VCL} = +5, V_S = \pm 15V$ | PM-157 | 40 | 45 | _ | 40 | 45 | _ | |
| Gain Bandwidth Product | GBW | $A_{VCL} = +1$, $V_S = \pm 15V$ | PM-155 PM-156 | 4.0 | 2.5 4.5 | _ | 4.0 | 2.5 4.5 | <u>,</u> | MHz |
| | | $A_{VCL} = +5$, $V_S = \pm 15V$ | PM-157 | 15 | 20 | | 15 | 20 | | |
| Settling Time (to ±0.01%) | ts | V _S = ± 15V (Note 2) | PM-155 PM-156 | _ | 5.0 4.0 | _ | _ | 4.0 1.5 | _ | μ8 |
| | · · | V _S = ± 15V (Note 3) | PM-157 | _ | 4.0 | _ | _ | 1.5 | _ | |
| | | $R_S = 100\Omega$, $f = 100Hz$ $R_S = 100\Omega$, $f = 1000Hz$ | PM-155 | - 25 5 - 20 | | 25 20 | _ | | | |
| Input Noise Voltage | e _n | $R_S = 100\Omega$, $f = 100Hz$ $R_S = 100\Omega$, $f = 1000Hz$ | PM-156/PM-157 | _ | 15 12 | _ | _ | 15 12 | _ | nV/√Hz |
| Input Noise Current | i _n | f = 100Hz, V _S = ±15V f = 1000Hz, V _S = ±15V | | | 0.01 0.01 | _ | | 0.01 0.01 | _ | pA∕√Hz |
| Input Capacitance | C _{IN} | | | _ | 3 | _ | | 3 | - | pF |

NOTES:

- 1. PMI has a bias current compensation circuit which gives improved bias current over the standard JFET input op amps. I_B and I_{OS} are measured at $V_{CM} = 0$.
- Settling time is defined here for a unity gain inverter connection using 2kΩ resistors. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. See settling time test circuit.
- 3. Settling time is defined here for a $A_V = -5$ connection with $R_F = 2k\Omega$. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 2V step input is applied to the inverter. See settling time test circuit.

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}$ C, ± 15 V \leq V_S $\leq \pm 20$ V for PM-155, PM-156 and PM-157, unless otherwise noted.

| · · · · · · · · · · · · · · · · · · · | | - | | | PM-155 PM-156 PM-157 | | |
|---------------------------------------|-----------------|---|----------------------------|-----------|----------------------------|--------------|--------|
| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | UNIT |
| Input Offset Voltage | Vos | R _S = 50Ω | | _ | 3 | 5 | m\ |
| Input Offset Current | los | T _j = 25° C (Note 1) | | _ | 3 | 20 | p/ |
| Input Bias Current | I _B | T _j = 25°C (Note 1) | | | ±30 | ±100 | p/ |
| Input Resistance | R _{IN} | | | | 10 ¹² | | { |
| Large-Signal Voltage Gain | A _{VO} | $V_S = \pm 15V, V_O = \pm 10V,$ $R_L = 2k\Omega$ | | 50 | 200 | | V/m\ |
| Supply Current | I _{SY} | V _S = ± 15V | PM-155 PM-156/PM-157 | - - | 2 5 | 4 7 | m/ |
| Slew Rate | SR | $A_{VCL} = +1, V_S = \pm 15V$ $A_{VCL} = +5, V_S = \pm 15V$ | PM-155 PM-156 PM-157 | 7.5 30 | 5 12 40 | | V/µ |
| Gain Bandwidth Product | GBW | $A_{VCL} = +1, V_S = \pm 15V$ | PM-155 PM-156 | <u></u> | 2.5. 5 | _ | мн |
| | | $A_{VCL} = +5, V_S = \pm 15V$ | PM-157 | | 20 | | |
| Settling Time (to ±0.01%) | t _S | V _S = ± 15V (Note 2) | PM-155 PM-156 | _ | 5 4 | - | μ |
| Cottaining visite (to the service) | • | V _S = ± 15V (Note 3) | PM-157 | | 4 | | |
| | | $R_S = 100\Omega$, $f = 100Hz$ $R_S = 100\Omega$, $f = 1000Hz$ | PM-155 | _ | 25 20 | _ | nV/√Hz |
| Input Noise Voltage | e _n | $R_S = 100\Omega$, $f = 100Hz$ $R_S = 100\Omega$, $f = 1000Hz$ | PM-156/PM-157 | | 15 12 | | |
| Input Noise Current | in | $f = 100$ Hz, $V_S = \pm 15$ V $f = 1000$ Hz, $V_S = \pm 15$ V | | _ | 0.01 | _ | pA/√Hz |
| Input Capacitance | C _{IN} | | | _ | 3 | _ | р |

NOTES:

- PMI has a bias current compensation circuit which gives improved bias current over the standard JFET input op amps. I_B and I_{OS} are measured at V_{CM} = 0.
- 2. Settling time is defined here for a unity gain inverter connection using $2k\Omega$ resistors. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. See settling time test circuit.
- 3. Settling time is defined here for a A_V =-5 connection with B_F =2k Ω . It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 2V step input is applied to the inverter. See settling time test circuit.

ELECTRICAL CHARACTERISTICS at \pm 15V \leq V_S \leq \pm 20V and -55° C \leq T_A \leq + 125 $^{\circ}$ C and T_{HIGH} = + 125 $^{\circ}$ C for PM-155, PM-156 and PM-157, unless otherwise noted.

| | | | | PM-155 PM-156 PM-157 | 3 | | |
|--|--|---|------------|----------------------------|-----|---|------------------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | | UNITS |
| Input Offset Voltage | v _{os} | R _S = 50Ω | _ | 4 | 7 | | mV |
| Input Offset Voltage Drift | TCVos | $R_S = 50\Omega$ | _ | 5 | _ | | μV/° C |
| Change In Input Offset Drift With V _{OS} Adjust. | $\left(\frac{\Delta TCV_{OS}}{\Delta V_{OS}}\right)$ | R _S = 50Ω | _ | 0.5 | | | μV/° C per mV |
| Input Offset Current | Ios | T _j ≤ T _{HIGH} (Note 1) | _ | 8 | 20 | | nA |
| Input Bias Current | IB | T _j ≤ T _{HIGH} (Note 1) | | ±2 | ±50 | | nA |
| Large-Signal Voltage Gain | Avo | $V_S = \pm 15V$, $V_O = \pm 10V$ $R_L = 2k\Omega$ | 25 | 75 | _ | | V/mV |
| Output Voltage Swing | v _o | $V_S = \pm 15V, R_L = 10k\Omega$ $V_S = \pm 15V, R_L = 2k\Omega$ | ±12 ±10 | ± 13 ± 12 | = | | V |
| Input Voltage Range | IVR | V _S = ± 15V | ±10.4 | +15.1 -12.0 | _ | • | v |
| Common-Mode Rejection Ratio | CMRR | V _{CM} = ± IVR | 85 | 100 | | | dB |
| Power Supply Rejection Ratio | PSRR | (Note 2) | _ | 10 | 57 | | μV/V |


NOTES:

ORDERING INFORMATION†

| | | PACKAGE | | | |
|---|--------------------|-------------|--------------|-----------------------------------|--|
| T _A = 25° C V _{OS} MAX (mV) | MAX TO-99 HERMETIC | | LCC | OPERATING TEMPERATURE RANGE | |
| | PM155AJ* | PM155AZ/883 | PM155ARC/883 | | |
| 2.0 | PM156AJ* | PM156AZ* | PM156ARC/883 | MIL | |
| | PM157AJ/883 | PM157AZ* | _ | | |
| | PM355AJ | PM355AZ | _ | | |
| 2.0 | PM356AJ | PM356AZ | _ | COM | |
| | PM357AJ | PM357AZ | _ | | |
| | PM155J* | PM155Z* | _ | | |
| 5.0 | PM156J* | PM156Z* | _ | MIL | |
| | PM157J* | PM157Z* | _ | | |

For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

PIN CONNECTIONS




PMI has a bias current compensation circuit which gives improved bias current over the standard JFET input op amps. I_B and I_{OS} are measured at V_{CM} = 0, T_j = +125° C.

Power supply rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.


Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

BASIC CONNECTIONS


SETTLING-TIME TEST CIRCUIT



INPUT OFFSET VOLTAGE NULLING



BURN-IN CIRCUIT



APPLICATIONS INFORMATION

INPUT VOLTAGE CONSIDERATIONS

The PM series JFET input stages can accommodate large input differential voltages without external clamping as long as neither input exceeds the negative power supply. An input voltage which is more negative than V- can result in a destroyed unit.

If both inputs exceed the negative common-mode voltage limit, the amplifier will be forced to a high positive output. If only one input exceeds the negative common-mode voltage limit, a phase reversal takes place forcing the output to the corresponding high or low state. In either of the above conditions, normal operation will return when both inputs are returned to within the specified common-mode voltage range.

Exceeding the positive common-mode limit on a single input will not change the phase of the output. However, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

POWER SUPPLY CONSIDERATIONS

Power supply polarity reversal can result in a destroyed unit.

DYNAMIC OPERATING CONSIDERATIONS

As with most amplifiers, care should be taken with lead dress, component placement, and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input. This minimizes "pick-up" and increases the frequency of the feedback pole by minimizing the capacitance from input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device to AC ground sets the frequency of the pole. In many instances, the frequency of this pole is much greater than the expected 3dB frequency of the closed-loop gain. Consequently, the pole has negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3dB frequency, a lead capacitor should be placed from the output to the inverting input of the op amp. The capacitor value should be such that the RC time constant of the capacitor and feedback resistor is greater than, or equal to, the original feedback-pole time constant.