

# **DATA SHEET**

**PHC21025**

**Complementary enhancement  
mode MOS transistors**

Product specification

1997 Jun 20

Supersedes data of November 1994

File under Discrete Semiconductors, SC13b

# Complementary enhancement mode MOS transistors

PHC21025

## FEATURES

- High-speed switching
- No secondary breakdown
- Very low on-resistance.

## APPLICATIONS

- Motor and actuator driver
- Power management
- Synchronized rectification.

## PINNING - SOT96-1 (SO8)

PIN	SYMBOL	DESCRIPTION
1	s <sub>1</sub>	source 1
2	g <sub>1</sub>	gate 1
3	s <sub>2</sub>	source 2
4	g <sub>2</sub>	gate 2
5	d <sub>2</sub>	drain 2
6	d <sub>2</sub>	drain 2
7	d <sub>1</sub>	drain 1
8	d <sub>1</sub>	drain 1

## DESCRIPTION

One N-channel and one P-channel enhancement mode MOS transistor in an 8-pin plastic SOT96-1 (SO8) package.

### CAUTION

The device is supplied in an antistatic package.  
The gate-source input must be protected against static discharge during transport or handling.




Fig.1 Simplified outline and symbol.

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
<b>Per channel</b>					
V <sub>DS</sub>	drain-source voltage (DC) N-channel P-channel		–	30	V
			–	–30	V
V <sub>SD</sub>	source-drain diode forward voltage N-channel P-channel	I <sub>S</sub> = 1.25 A I <sub>S</sub> = –1.25 A	–	1.2	V
			–	–1.6	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	–	±20	V
V <sub>Gsth</sub>	gate-source threshold voltage N-channel P-channel	V <sub>DS</sub> = V <sub>GS</sub> ; I <sub>D</sub> = 1 mA V <sub>DS</sub> = V <sub>GS</sub> ; I <sub>D</sub> = –1 mA	1 –1	2.8 –2.8	V
I <sub>D</sub>	drain current (DC) N-channel P-channel		–	3.5 –2.3	A
R <sub>DSon</sub>	drain-source on-state resistance N-channel P-channel	V <sub>GS</sub> = 10 V; I <sub>D</sub> = 2.2 A V <sub>GS</sub> = –10 V; I <sub>D</sub> = –1 A	–	0.1 0.25	Ω
P <sub>tot</sub>	total power dissipation	T <sub>s</sub> = 80 °C	–	2	W

# Complementary enhancement mode MOS transistors

PHC21025

**LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
<b>Per channel</b>					
V <sub>DS</sub>	drain-source voltage (DC) N-channel P-channel		–	30 –30	V V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	–	±20	V
I <sub>D</sub>	drain current (DC) N-channel P-channel	T <sub>s</sub> ≤ 80 °C	– –	3.5 –2.3	A A
I <sub>DM</sub>	peak drain current N-channel P-channel	note 1	– –	14 –10	A A
P <sub>tot</sub>	total power dissipation	T <sub>s</sub> = 80 °C; note 2 T <sub>amb</sub> = 25 °C; note 3 T <sub>amb</sub> = 25 °C; note 4 T <sub>amb</sub> = 25 °C; note 5	– – – –	2 2 1 1.3	W W W W
T <sub>stg</sub>	storage temperature		–65	+150	°C
T <sub>j</sub>	operating junction temperature		–	150	°C
<b>Source-drain diode</b>					
I <sub>S</sub>	source current (DC) N-channel P-channel	T <sub>s</sub> ≤ 80 °C	– –	1.5 –1.25	A A
I <sub>SM</sub>	peak pulsed source current N-channel P-channel	note 1	– –	6 –5	A A

**Notes**

1. Pulse width and duty cycle limited by maximum junction temperature.
2. Maximum permissible dissipation per MOS transistor. Both devices may be loaded up to 2 W at the same time.
3. Maximum permissible dissipation per MOS transistor. Device mounted on printed-circuit board with an R<sub>th a-tp</sub> (ambient to tie-point) of 27.5 K/W.
4. Maximum permissible dissipation per MOS transistor. Device mounted on printed-circuit board with an R<sub>th a-tp</sub> (ambient to tie-point) of 90 K/W.
5. Maximum permissible dissipation if only one MOS transistor dissipates. Device mounted on printed-circuit board with an R<sub>th a-tp</sub> (ambient to tie-point) of 90 K/W.

## Complementary enhancement mode MOS transistors

**PHC21025**






Fig.2 Power derating curve.



$\delta = 0.01$ .  
 $T_s = 80$   $^{\circ}$ C.  
(1)  $R_{DSon}$  limitation.

Fig.3 SOAR; N-channel.



$\delta = 0.01$ .  
 $T_s = 80$   $^{\circ}$ C.  
(1)  $R_{DSon}$  limitation.

Fig.4 SOAR; P-channel.

# Complementary enhancement mode MOS transistors

PHC21025

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	35	K/W

## CHARACTERISTICS

 $T_j = 25^\circ C$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Per channel</b>						
$V_{(BR)DSS}$	drain-source breakdown voltage N-channel P-channel	$V_{GS} = 0; I_D = 10 \mu A$ $V_{GS} = 0; I_D = -10 \mu A$	30 -30	-	-	V V
$V_{GSTh}$	gate-source threshold voltage N-channel P-channel	$V_{GS} = V_{DS}; I_D = 1 mA$ $V_{GS} = V_{DS}; I_D = -1 mA$	1 -1	-	2.8 -2.8	V V
$I_{DSS}$	drain-source leakage current N-channel P-channel	$V_{GS} = 0; V_{DS} = 24 V$ $V_{GS} = 0; V_{DS} = -24 V$	- -	-	100 -100	nA nA
$I_{GSS}$	gate leakage current N-channel P-channel	$V_{GS} = \pm 20 V; V_{DS} = 0$	- -	-	$\pm 100$ $\pm 100$	nA nA
$I_{Don}$	on-state drain current N-channel P-channel	$V_{GS} = 10 V; V_{DS} = 1 V$ $V_{GS} = 4.5 V; V_{DS} = 5 V$ $V_{GS} = -10 V; V_{DS} = -1 V$ $V_{GS} = -4.5 V; V_{DS} = -5 V$	3.5 2 -2.3 -1	-	-	A A A A
$R_{DSon}$	drain-source on-state resistance N-channel P-channel	$V_{GS} = 4.5 V; I_D = 1 A$ $V_{GS} = 10 V; I_D = 2.2 A$ $V_{GS} = -4.5 V; I_D = -0.5 A$ $V_{GS} = -10 V; I_D = -1 A$	- - - -	0.11 0.08 0.33 0.22	0.2 0.1 0.4 0.25	$\Omega$ $\Omega$ $\Omega$ $\Omega$
$ y_{fs} $	forward transfer admittance N-channel P-channel	$V_{DS} = 20 V; I_D = 2.2 A$ $V_{DS} = -20 V; I_D = -1 A$	2 1	4.5 2	-	S S
$C_{iss}$	input capacitance N-channel P-channel	$V_{GS} = 0; V_{DS} = 20 V; f = 1 MHz$ $V_{GS} = 0; V_{DS} = -20 V; f = 1 MHz$	- -	250 250	-	pF pF
$C_{oss}$	output capacitance N-channel P-channel	$V_{GS} = 0; V_{DS} = 20 V; f = 1 MHz$ $V_{GS} = 0; V_{DS} = -20 V; f = 1 MHz$	- -	140 140	-	pF pF


# Complementary enhancement mode MOS transistors

PHC21025

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{rss}$	reverse transfer capacitance N-channel P-channel	$V_{GS} = 0$ ; $V_{DS} = 20$ V; $f = 1$ MHz $V_{GS} = 0$ ; $V_{DS} = -20$ V; $f = 1$ MHz	— —	50 50	— —	pF pF
$Q_G$	total gate charge N-channel P-channel	$V_{GS} = 10$ V; $V_{DS} = 15$ V; $I_D = 2.3$ A $V_{GS} = -10$ V; $V_{DS} = -15$ V; $I_D = -2.3$ A	— —	10 10	30 25	nC nC
$Q_{GS}$	gate-source charge N-channel P-channel	$V_{GS} = 10$ V; $V_{DS} = 15$ V; $I_D = 2.3$ A $V_{GS} = -10$ V; $V_{DS} = -15$ V; $I_D = -2.3$ A	— —	1 1	— —	nC nC
$Q_{GD}$	gate-drain charge N-channel P-channel	$V_{GS} = 10$ V; $V_{DS} = 15$ V; $I_D = 2.3$ A $V_{GS} = -10$ V; $V_{DS} = -15$ V; $I_D = -2.3$ A	— —	2.5 3	— —	nC nC
<b>Switching times</b>						
$t_{on}$	turn-on time N-channel P-channel	$V_{GS} = 0$ to 10 V; $V_{DD} = 20$ V; $I_D = 1$ A; $R_L = 20 \Omega$ $V_{GS} = 0$ to -10 V; $V_{DD} = -20$ V; $I_D = -1$ A; $R_L = 20 \Omega$	— —	15 20	40 80	ns ns
$t_{off}$	turn-off time N-channel P-channel	$V_{GS} = 10$ to 0 V; $V_{DD} = 20$ V; $I_D = 1$ A; $R_L = 20 \Omega$ $V_{GS} = -10$ to 0 V; $V_{DD} = -20$ V; $I_D = -1$ A; $R_L = 20 \Omega$	— —	25 50	140 140	ns ns
<b>Source-drain diode</b>						
$V_{SD}$	source-drain diode forward voltage N-channel P-channel	$V_{GD} = 0$ ; $I_S = 1.25$ A $V_{GD} = 0$ ; $I_S = -1.25$ A	— —	— —	1.2 -1.6	V V
$t_{rr}$	reverse recovery time N-channel P-channel	$I_S = 1.25$ A; $di/dt = 100$ A/ $\mu$ s $I_S = -1.25$ A; $di/dt = 100$ A/ $\mu$ s	— —	35 150	100 200	ns ns


## Complementary enhancement mode MOS transistors

**PHC21025**




V<sub>GS</sub> = 0.  
T<sub>j</sub> = 25 °C.

Fig.5 Capacitance as a function of drain-source voltage; N-channel; typical values.




V<sub>GS</sub> = 0.  
T<sub>j</sub> = 25 °C.

Fig.6 Capacitance as a function of drain source voltage; P-channel; typical values.



T<sub>j</sub> = 25 °C.

Fig.7 Output characteristics; typical values; N-channel.




T<sub>j</sub> = 25 °C.

Fig.8 Output characteristics; typical values; P-channel.


## Complementary enhancement mode MOS transistors

**PHC21025**




$V_{DS} = 10$  V.  
 $T_j = 25$  °C.

Fig.9 Transfer characteristic; typical values;  
N-channel.




$V_{DS} = -10$  V.  
 $T_j = 25$  °C.

Fig.10 Transfer characteristic; typical values;  
P-channel.



$V_{DD} = 15$  V.  
 $I_D = 3.5$  A.

Fig.11 Gate-source voltage as a function of total  
gate charge; N-channel.




$V_{DD} = -15$  V.  
 $I_D = -2.3$  A.

Fig.12 Gate-source voltage as a function of total  
gate charge; P-channel.


## Complementary enhancement mode MOS transistors

**PHC21025**




- $V_{GD} = 0$ .  
(1)  $T_j = 150$  °C.  
(2)  $T_j = 25$  °C.  
(3)  $T_j = -55$  °C.

Fig.13 Source current as a function of source-drain diode forward voltage; N-channel.




- $V_{GD} = 0$ .  
(1)  $T_j = 150$  °C.  
(2)  $T_j = 25$  °C.  
(3)  $T_j = -55$  °C.

Fig.14 Source current as a function of source-drain diode forward voltage; P-channel.



- $V_{DS} \geq I_D \times R_{DS(on)}$ ;  $T_j = 25$  °C.  
(1)  $I_D = 0.1$  A. (4)  $I_D = 2.2$  A.  
(2)  $I_D = 0.5$  A. (5)  $I_D = 3.5$  A.  
(3)  $I_D = 1$  A. (6)  $I_D = 7$  A.

Fig.15 Drain-source on-state resistance as a function of gate-source voltage; typical values; N-channel.




- $-V_{DS} \geq -I_D \times R_{DS(on)}$ ;  $T_j = 25$  °C.  
(1)  $I_D = -0.1$  A. (4)  $I_D = -2.3$  A.  
(2)  $I_D = -0.5$  A. (5)  $I_D = -4.5$  A.  
(3)  $I_D = -1$  A.

Fig.16 Drain-source on-state resistance as a function of gate-source voltage; typical values; P-channel.

## Complementary enhancement mode MOS transistors


PHC21025



$$k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^\circ\text{C}}$$

Typical  $V_{GSth}$  at  $I_D = 1 \text{ mA}$ ;  $V_{DS} = V_{GS} = V_{GSth}$ .

Fig.17 Temperature coefficient of gate-source threshold voltage; N and P-channels.




$k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25^\circ\text{C}}$

Typical  $R_{DSon}$  at:

- (1)  $I_D = 2.2 \text{ A}$ ;  $V_{GS} = 10 \text{ V}$ .
- (2)  $I_D = 1 \text{ A}$ ;  $V_{GS} = 4.5 \text{ V}$ .

Fig.18 Temperature coefficient of drain-source on-resistance; N-channel.



$$k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25^\circ\text{C}}$$

Typical  $R_{DSon}$  at:

- (1)  $I_D = -1 \text{ A}$ ;  $V_{GS} = -10 \text{ V}$ .
- (2)  $I_D = -0.5 \text{ A}$ ;  $V_{GS} = -4.5 \text{ V}$ .

Fig.19 Temperature coefficient of drain-source on-resistance; P-channel.


**Complementary enhancement  
mode MOS transistors****PHC21025**

Fig.20 Transient thermal resistance from junction to soldering point as a function of pulse time; typical values.


# Complementary enhancement mode MOS transistors

PHC21025

## PACKAGE OUTLINE

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	θ
mm	1.75 0.10	0.25 1.45	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069 0.004	0.010 0.057	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

### Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT96-1	076E03S	MS-012AA				95-02-04 97-05-22

## Complementary enhancement mode MOS transistors

PHC21025

### DEFINITIONS

<b>Data Sheet Status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

---

Complementary enhancement  
mode MOS transistors

---

PHC21025

**NOTES**

---

Complementary enhancement  
mode MOS transistors

---

PHC21025

**NOTES**

# **Philips Semiconductors – a worldwide company**

**Argentina:** see South America

**Australia:** 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466

**Austria:** Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101, Fax. +43 1 60 101 1210

**Belarus:** Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773

**Belgium:** see The Netherlands

**Brazil:** see South America

**Bulgaria:** Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102

**Canada:** PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381

**China/Hong Kong:** 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700

**Colombia:** see South America

**Czech Republic:** see Austria

**Denmark:** Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 0044

**Finland:** Sinikalliointie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920

**France:** 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427

**Germany:** Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300

**Greece:** No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240

**Hungary:** see Austria

**India:** Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722

**Indonesia:** see Singapore

**Ireland:** Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

**Israel:** RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

**Italy:** PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557

**Japan:** Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077

**Korea:** Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415

**Malaysia:** No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880

**Mexico:** 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381

**Middle East:** see Italy

**Netherlands:** Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399

**New Zealand:** 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811

**Norway:** Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

**Philippines:** Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

**Poland:** Ul. Lukiska 10, Pl. 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327

**Portugal:** see Spain

**Romania:** see Italy

**Russia:** Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919

**Singapore:** Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500

**Slovakia:** see Austria

**Slovenia:** see Italy

**South Africa:** S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494

**South America:** Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849

**Spain:** Balmes 22, 08007 BARCELONA, Tel. +34 3 301 6312, Fax. +34 3 301 4107

**Sweden:** Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745

**Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730

**Taiwan:** Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874

**Thailand:** PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavut-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793

**Turkey:** Talatpasa Cad. No. 5, 80640 GÜLTEPE/İSTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707

**Ukraine:** PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

**United Kingdom:** Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421

**United States:** 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381

**Uruguay:** see South America

**Vietnam:** see Singapore

**Yugoslavia:** PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax. +381 11 635 777

**For all other countries apply to:** Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

**Internet:** <http://www.semiconductors.philips.com>

© Philips Electronics N.V. 1997

SCA54

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

137107/00/02/PP16

Date of release: 1997 Jun 20

Document order number: 9397 750 02509

*Let's make things better.*

**Philips  
Semiconductors**



**PHILIPS**