8251/Am9551

Programmable Communication Interface iAPX86 Family MILITARY INFORMATION

DISTINCTIVE CHARACTERISTICS

- Separate control and transmit register input buffers
- Synchronous or asynchronous serial data transfer
- · Parity, overrun, and framing errors detected
- Half- or full-duplex signaling
- Character length of 5, 6, 7, or 8 bits

- Internal or external synchronization
- · Odd parity, even parity, or no parity bit
- Modem interface controlled by processor
 - Programmable Sync pattern
 - Fully TTL-compatible togic levels

GENERAL DESCRIPTION


The 8251/Am9551 is a programmable serial data communication interface that provides a Universal Synchronous/ Asynchronous Receiver/Transmitter (USART) function. It is normally used as a peripheral device for an associated processor and may be programmed by the processor to operate in a variety of standard serial communication formats.

The device accepts parallel data from the CPU, formats and serializes the information based on its current operating mode, and then transmits the data as a serial bit stream.

Simultaneously, serial data can be received, converted into parallel form, deformatted, and then presented to the CPU. The USART can operate in an independent full-duplex mode.


Data, control, operation, and format options are all selected by commands from an associated processor. This provides an unusual degree of flexibility and allows the 8251/ Am9551 to service a wide range of communication disciplines and applications.

BLOCK DIAGRAM



CONNECTION DIAGRAM Top View

DIPs



CD005482


Note: Pin 1 is marked for orientation.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations 8251 AM9551 /BXA

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to VCC with Respect to Vss0.5 to	+ 150°C + 7.0 V
All Signal Voltages	
with Respect to VSS0.5 V to	+7.0 V
Power Dissipation	10 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Military (M) Devices	
Temperature (T_C)	25°C
Supply Voltage (V _{CC}) 5 V ±	10%

Operating ranges define those limits between which the functionality of the device is guaranteed.


DC CHARACTERISTICS over operating range (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter		8251		Am9551			
	Description	Test Conditions	Min.	Max.	Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	$I_{OH} = -200 \mu A, V_{CC} = 4.5 V$		and the same	2.4			
	- Conput Train Tonings	I _{OH} = -100 μA					V	
VOL	Output LOW Voltage	I _{OL} = 1.6 mA, V _{CC} = 4.5 V	1 1 1 1	45		0.45	V	
V _{IH}	Input HIGH Voltage	V _{CC} = 5 V ± 109	1.2	V _{CC} *	2.2	V _{CC} *	v	
VIL	Input LOW Voltage	VCG 5 V 10%	-0.5*	0.8	-0.5*	0.8	v	
l _L į	Input Load Current	VCc = 5.5 = 5 V=0 V		± 10	-	±10	μА	
I _{DL} Data Bus Landa	Data Bus Lasta	V _{OU} = 0. V, V _{CC} = 5.5 V		-50		- 50		
·DL		OUT = 5.5 V, V _{CC} = 5.5 V		10		10	μΑ	
lcc	V _{CC} Supply Cure.			120		120	mA	
Co t	Output Capacitance			15*	 	15*	pF	
C _I †	Input Capacitance			10*		10*	pF	
C1/0 †	I/O Capacitance	fc = 1.0 MHz, Inputs = 0 V		20*		20*	pF	

^{*} Guaranteed by design; not tested. † Not included in Group A tests.


Notes: 1. ICC is measured in a static condition with outputs in the worst-case condition with all outputs unloaded.

SWITCHING TEST INPUT/OUTPUT WAVEFORM



AC testing inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0." Timing measurements are made at 2.0 V for a logic "1" and 0.8 V for a logic "0."

SWITCHING TEST CIRCUIT



TC003851
This test circuit is the dynamic load of a Teradyne J941.

SWITCHING CHARACTERISTICS over operating range (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) (Note 4)

Parameter	Description		8:	8251		Am9551	
Symbol			Min.	Max.	Min.	Max.	Unit
t _{AR}	CS, C/D Stable to READ LOW Setup Time				50		ns
taw	CS, C/D Stable to WRITE LOW Setup Time		20		20	-	ns
tcr	DSR, CTS to READ LOW Setup Time			16		16	tcy
tcy	Clock Period		0.420	1.35	0.380	1.35	μs
^t DF	READ HIGH to Data Bus Off Delay		25	200	25	200	ns
t _{DTx}	TxC LOW to TxD Delay			1.0	 	1.0	μs
t _{DW}	Data to WRITE HIGH Setup Time		200	ļ	150		ns
tES	External SYNDET to RxC LOW Setup Time		16		16	 	tcy
tHRX	Sampling Pulse to Rx Data Hold Time (No	te 5)	2.0		2.0		μs
t _{IS}	Data Bit (Center) to Internal SYNDET Dela	у		30		30	tcy
tφW	Clock Pulse Width		220	0.6t _{CY}	175	0.6t _{CY}	ns
t _{RA}	READ HIGH to CS, C/D Hold Time		5.0	5.5.01	5.0	0.01CT	ns
t _{RD}	READ LOW to Data Bus On Delay		4	350	0.0	250	
		1x Baud Rate		1000	15	230	ns
tRPD .	Receiver Clock HIGH Time	16x & 64x					tcy
		Baud Fate	3	İ	3		
t _{RPW}	Receiver Clock LOW Time	1x Baud Rate	12		12		tcy
'HPW		16x & 64x Baud Rate	1		1		
t _{RR}	READ Pulse Width	4	430		380		ns
t _{RV}	Time Between WRITE Pulses During Initialization (Note 1)				6.0		tcy
t _{Rx}	Data Bit (Center) to RxRDY Delay			20		20	
tsax	Rx Data to Sampling Pulse Setup Time INc		2.0		2.0	20	tcy
	Transmitter Clock HIGH Time	Baud Rate	15		15		μS tcy
^t TPD		16x & 64x					
		Baud Rate	3		3		
tTPW	Transmitter Clock LOW Time	1x Baud Rate	12		12		
117W	Haristiller Clock LOW tale	16x & 64x Baud Rate	1	, i	1		tCY
tтх	Data Bit (Center) TX DX Delay	·		16		16	tcy
t _{TxE}	Data Bit (Center) (CTX MPTY Delay			16		16	tcy
twa	WRITE HIGH to CS, C/D Hold Time		20		20		ns
twc	WRITE HIGH to TxE, DTR, ATS Delay			16		16	tcy
t _{WD}	WRITE HIGH to Data Hold Time		40		40		ns
tww	WRITE Pulse Width	***	430		380		ns
	Receiver Clock Frequency	1x Baud Rate	DC	56	DC	56	kHz
f _{Rx}		16x & 64x Baud Rate	DC	520	DC	520	
		1x Baud Rate	DC	56	DC	56	
f⊤x	Transmitter Clock Frequency	16x & 64x Baud Rate	DC	520	DC	520	kHz

Notes: 1. This time period between write pulses is specified for initialization purposes only when MODE, SYNC 1, SYNC 2, COMMAND, and first DATA SYTE are written into the Am9551. Subsequent writing of both COMMAND and DATA are only allowed when TxRDY = 1. t_{RV} after internal Reset = 8 * t_{CV}.

2. Reset Pulse Width = 6t_{CV} Min.
3. Switching Characteristics parameters are listed in alphabetical order.
4. Clock Rise and Fall times are controlled by the Teradyne J941 tester. Measurement of typical signals generated by the J941 showed to = te = 5.00

t_R = t_F = 5 ns.

5. Sampling pulse is internal and not tested; guaranteed by design.