### 51C259H HIGH PERFORMANCE STATIC COLUMN 64K×4 CHMOS DYNAMIC RAM

	51C259H-10†	51C259H-12	51C259H-15	51C259H-20
Maximum Access Time (ns)	100	120	150	200
Maximum Column Address Access Time (ns)	40	55	65	85

- Static Column Mode Operation
  - Continuous data rate over 20 MHz
  - Random access from address within row
- Low Input/Output Capacitance
- Low Operating Current 50mA (max.)
- Fast "Usable Speed"
  - t<sub>CAC</sub> = 25 ns
  - t<sub>OAC</sub> = 25 ns
- **■** Fully TTL Compatible
- High Reliability Plastic 18 Pin DIP, 22 Pin PLCC


The Intel 51C259H is a high speed 65,536 × 4 dynamic Random Access Memory. Fabricated on Intel's CHMOS III-D technology, the 51C259H offers features not provided by an NMOS dynamic RAM: Static Column Mode for high data bandwidth and fast usable speed. All inputs and outputs are TTL compatible and the input and output capacitances are significantly lowered to allow increased system performance.


Static Column Mode operation allows random or sequential access of all 256 bits within a row simply by changing the column address. Because column address access time is as fast as 40 ns, a continuous data rate of over 20 million 4 bit nibbles per second can be achieved. The 51C259H offers high performance while relaxing many critical system timing requirements for fast usable speed. These features make the 51C259H ideally suited for graphics, digital signal processing, and high performance systems.


LOGIC SYMBOL

### **PIN CONFIGURATION**

PIN NAMES







===	
RAS	ROW ADDRESS STROBE
CAS	COLUMN ADDRESS STROBE
WE	WRITE ENABLE
OE	OUTPUT ENABLE
A <sub>0</sub> -A <sub>7</sub>	ADDRESS INPUTS
I/O <sub>0</sub> -I/O <sub>3</sub>	DATA IN/DATA OUT
Von	POWER (+5V)
V <sub>ss</sub>	GROUND

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersides previously published specifications on these devices from Intel.

Copyright, Intel Corporation, 1985

JUNE 1985 Order Number: 280033-003

<sup>†</sup> Available 1986



### ABSOLUTE MAXIMUM RATINGS†

### **†COMMENT**

Ambient Temperature
Under Bias 10°C to +80°C
Storage Temperature Plastic -55°C to +125°C
Voltage on Any Pin except Input/Output (I/O)
Relative to V <sub>SS</sub>
Voltage on I/O Relative to $V_{SS}$ 1.0V to $V_{DD}$ + 1V
Data Out Current
Power Dissipation

Stresses above those listed under "Absolute Maximum Rating" may cause damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### D.C. CHARACTERISTICS<sup>1</sup>

 $T_A = 0$  °C to 70 °C,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

0			1C259I	1	Ι		Ī
Symbol	Parameter	Min.	Typ.2	Max.	Unit	Test Conditions	Notes
				80	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -10 specification	
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current,			75	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -12 specification	1
וטטי	Operating		49	60	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -15 specification	3, 4
			40	50	mA	tRC = tRC(min), for -20 specification	1
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current, TTL Standby		1	4	mA	RAS and CAS at V <sub>IH</sub> , all other inputs and outputs≥V <sub>SS</sub>	
				80	mA	tRC = tRC(min), for -10 specification	
I <sub>DD3</sub>	V <sub>DD</sub> Supply Current,			75	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -12 specification	1.
צטטי	RAS-Only Refresh		45	60	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -15 specification	4
			36	50	mΑ	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -20 specification	}
	-			80	mA	Minimum Cycle for -10 specification	
I <sub>DD4</sub>	V <sub>DD</sub> Supply Current,			75	mA	Minimum Cycle for -12 specification	١
1004	Static Column Mode		23	60	mA	Minimum Cycle for -15 specification	3,4
			21	50	mA	Minimum Cycle for -20 specification	L
I <sub>DD5</sub>	V <sub>DD</sub> Supply Current, Standby, Output Enabled		2	6	mA	RAS at V <sub>IH</sub> , CAS and OE at V <sub>IL</sub> , all other inputs and outputs ≥ V <sub>SS</sub>	3
lu	Input Load Current (any pin)			10	μА	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>	
	I/O Leakage Current, High Impedance State			10	μΑ	RAS and CAS at VIH, DOUT = VSS to VDD	
VIL	Input Low Voltage (all inputs)	-0.3		0.8	v		5
ViH	Input High Voltage (all inputs)	2.4		V <sub>DD</sub> + 1	٧		5
Vol	Output Low Voltage (all outputs)			0.4	٧	I <sub>OL</sub> = 4.2 mA	6
Vон	Output High Voltage (all outputs)	2.4			٧	I <sub>OH</sub> = -5 mA	6

- All voltages referenced to VSS.
- Typical values are at  $T_A = 25$ °C and  $V_{DD} = +5$ V.
- 3. IDD is dependent upon output loading when the device output is selected. Specified IDD(max) is measured with the output
- 4. IDD is dependent upon the number of address transitions. Specified IDD(max) is measured with a maximum of two transitions per address input per random cycle, one transition per access cycle in Static Column Mode.
- 5. Specified V<sub>IL(min)</sub> is steady state operation. During transitions, V<sub>IL</sub> may undershoot to -1.0 V for periods not to exceed 20
- ns. All A.C. parameters are measured with V<sub>IL(min)</sub> ≥ V<sub>SS</sub> and V<sub>IH(max)</sub> ≤ V<sub>DD</sub>.

  6. Test conditions apply only for D.C. Characteristics. All A.C. parameters are measured as noted in the A.C. Characteristics section.



### **CAPACITANCE**†

 $T_A = 25$  °C,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

Symbol	Parameter	Тур.	Max.	Unit
CiN1	Address	4	5	рF
C <sub>IN2</sub>	RAS, CAS, WE, OE	3	5	pF
CI/O	Data In/Out	4	6	рF

### †NOTE:

Capacitance is measured at worst case voltage levels with a programmable Hewlett Packard capacitance meter.

### A.C. CHARACTERISTICS<sup>1,2,3</sup>

 $T_A = 0$  °C to 70 °C,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

### Read, Write, Read-Modify-Write and Refresh Cycles

No.	Symbol	Parameter	51C2	59H-10	51C2	59H-12	51C2	59H-15	51C2	59H-20	link	Notes
NO.	Symbol	Talamoto.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	0	140165
1	tras	RAS Pulse Width	100	75000	120	75000	150	75000	200	75000	ns	
2	tRC	Random Read or Write Cycle Time	170		200		245		315		ns	
3	tRP	RAS Precharge Time	60		70		85		105		ns	
4	tcsn*	CAS Hold Time	100		120		150		200		ns	
5	tcas*	CAS Pulse Width	25		30		30		35		ns	
6	twap	Write Enable To RAS Precharge Time	10		10		10		10		ns	
7	tRWH	RAS To Write Enable Hold Time	15		15		20		25		ns	
8	tasr	Row Address Setup Time	0		0		0		0		ns	
9	trah	Row Address Hold Time	20		20		20		25		ns	
10	tHZ	OE or CAS To Output High Impedance		25		30		30		30	ns	4,5
11	tız	OE or CAS To Output Low Impedance	0		0		0		0		ns	4,5
	<sup>t</sup> REF	Time Between Refresh	1	4		4		4		4	ms	
	t⊤	Transition Time (Rise and Fall)	1	25	1	25	1	. 25	1	25	ns	6

### NOTES:

- \* This parameter not applicable if operated with CAS grounded.
- 1. All voltages referenced to Vss.
- An initial pause of 100 microseconds is required after power up followed by a minimum of eight initialization cycles (any
  combination of cycles containing a RAS clock such as RAS-Only refresh). Eight initialization cycles are required after
  extended periods of bias without clocks (greater than 4 ms).
- 3. A.C. Characteristics assume  $t_T$  = 5 ns. All A.C. parameters are measured with  $V_{OL}$  = 0.8V at  $t_{OL}$  = 2.2 mA,  $v_{OH}$  = 2.4V at  $t_{OH}$  = -2.0 mA with a 50 pF load,  $v_{IL(min)} \ge v_{SS}$  and  $v_{IH(max)} \le v_{DD}$ .
- 4. Assumes three state test load (5 pF and a 380 ohm Thevenin equivalent).
- 5. At any given temperature and voltage combination, coincident deselection/selection is permissible for wired-OR devices.
- 6. t<sub>T</sub> is measured between VIH(min) and VIL(max).



### A.C. CHARACTERISTICS (Continued) Read Cycle

No.	Symbol	Parameter	51C2	59H-10	51C2	59H-12	51C2	59H-15	51C2	59H-20		Notes
110.	Symbol	rai ailletei	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
12	trac	Access Time From RAS		100		120		150		200	ns	7
13	tCAC	Access Time From CAS		25		30		30		35	ns	
14	<sup>t</sup> OAC	Access Time From OE		25		25		25		30	ns	
15	tcaa	Access Time From Column Address		40		55		65		85	ns	
16	tRSH(R)*	RAS Hold Time (Read Cycle)	10		10		10		10		ns	
17	tRCS*	Read Command Setup Time	0		0		0		0		ns	
18	tcar	Column Address To RAS Setup Time	40		55		65		85		ns	
19	tarr	Column Address Hold Time From RAS (Read)	95		115		145		195		ns	
20	trch*	Read Command Hold Time Ref. To CAS	5		5		5		5		ns	
21	tRRH	Read Command Hold Time Ref. To RAS	10		10		10		10		ns	
22	tarh	Column Address Hold Time To RAS	0		0		٥		0		ns	
23	trad	RAS To Column Address Delay Time	25	60	25	65	25	85	30	115	ns	8
24	toha	Output Hold Time From Address Change	5		5		5		5		ns	
25	tон	Output Hold Time From OE or CAS	0		0		٥		٥		ns	

### **Write Cycle**

No.	Symbol	Parameter	51C2	59H-10	51C2	59H-12	51C2	59H-15	51C2	59H-20	11-11	Notes
	Cymbol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		140102
26	tRSH(W)	RAS Hold Time (Write Cycle)	25		30		35		40		ns	
27	twor	RAS To Write Command Lead Time	25	70	25	85	30	110	35	155	ns	
28	tRWL	Write Command To RAS Lead Time	25		30		30		35		ns	
29	t <sub>CWL</sub> *	Write Command To CAS Lead Time	25		30		30		35		ns	
30	twp	Write Command Pulse Width	10		10		10		15		ns	
31	twcp	Write Command Precharge Time	10		10		10		15		ns	
32	twcs*	Write Command Setup Time	0		0		0		0		ns	9
33	twc+*	Write Command Hold Time	20		25		30		35		ns	
34	twcn	Write Command Hold Time From RAS	50		60		70		80		ns	
35	taws	Column Address To Write Command Setup Time	0		0		0		0		ns	
36	tawh	Column Address To Write Command Hold Time	20		25		25		30		ns	

### NOTES

\* This parameter not applicable if operated with CAS grounded.

7. Assumes that trad ≤ trad(max). If trad > trad(max), then trac will increase by the amount that trad exceeds trad(max).

8. tran is specified for reference only.

<sup>9.</sup> twos, trwp, town, tawp and town are specified as reference points only. If twos ≥ twos(min), the cycle is a CAS controlled write cycle and the data out pin will remain in high impedance for the duration of WE low. If town ≥ tcwp(min) and trwp ≥ trwp(min) and town ≥ towp(min) and town ≥ towp(min), then the cycle is a read-modify-write cycle.



### A.C. CHARACTERISTICS (Continued)

### **Write Cycle (Continued)**

	Q	Parameter	51C2	51C259H-10		51C259H-12		51C259H-15		59H-20	Linit	Notes
No.	Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		110103
37	tarw	Column Address Hold Time From RAS (Write)	50	-	60		60		70		ns	
38	tos	Data-In Setup Time	0		0		0		0		ns	
39	tон	Data-In Hold Time	20		25		25		30		ns	
40	tows	OE Setup Time From End of Write	20		25		30		35		ns	<u> </u>
41	tсон	OE Hold Time From CAS	20		20		25		30		ns	

### Read-Modify-Write Cycle<sup>10</sup>

			51C2	59H-10	51C2	59H-12	51C2	59H-15	51C2	59H-20	linit	Notes
No.	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		110103
42	trwc	Read-Modify-Write (RMW) Cycle Time	230		270		315		395		ns	
43	terw	RAS Pulse Width (RMW)	160	75000	190	75000	220	75000	280	75000	ns	
44	tcrw	CAS Pulse Width (RMW)	85		100		100		115		ns	
45	tar	Column Address Hold Time From RAS (RMW)	155		185		215		275		ns	
46	tRWD	RAS To WE Delay	130		155		185		240		ns	11
47	tawp	Column Address To WE Delay	70		90		100		125		ns	11
48	tcwp*	CAS To WE Delay	55		65		65		75		ns	11
49	towp	OE To WE Delay	25		30		30		35		ns	11

### Static Column Mode<sup>12</sup>

	Symbol	Parameter	51C2	51C259H-10		51C259H-12		59H-15	51C2	59H-20	Linit	Notes
No.			Min.	Max.	Min.	Max.	Min.	Max.	Min.			140100
50	tswc	Static Column Write Cycle Time	40		55		65		85		ns	
51	twpa	Write Precharge Access Time		25		30		30		35	ns	13
52	twra	Write-Read Access Time		90		105		120		145	ns	13
53	twон	Write To OE Hold Time	20		25		30		35		ns	Ĺ
54	tswн	Delay From RAS To Second Write Command	115		135		170		225		ns	

### NOTES

\* This parameter not applicable if operated with CAS grounded.

10. The parameters shown in the Read-Modify-Write timing diagrams which are not listed in the table are previously specified.


12. All previously specified A.C. characteristics are applicable.

13. Access time from a write command to a read command is determined by the longer of toas or twps or twps.


<sup>11.</sup> twcs, trwb, tcwb, tawb and towb are specified as reference points only. If twcs ≥twcs(min), the cycle is a CAS controlled write cycle and the data out pin will remain in high impedance for the duration of WE low. If tcwb ≥tcwb(min) and trwb ≥trwb(min) and towb ≥towb(min) and tawb ≥trwb(min), then the cycle is a read-modify-write cycle.

C1608

WAVEFORMS READ CYCLE



WAVEFORMS (Cont'd.)
WRITE CYCLE (CAS Controlled) \*




IN THE INTERPRETATION OF WE occurs before or simultaneously with the low transition of CAS and the high transition of WE occurs before the high transition of WE occurs before or simultaneously with the low transition of CAS and the high transition of WE. Then the outputs remain in a high impedence state (i.e., OE is a don't care).


WE is low prior to or simultaneously with CAS low transition. CAS is high prior to RAS low transition.

C1610

WAVEFORMS (Cont'd.)
WRITE CYCLE (WE Controlled) f




### WAVEFORMS (Cont'd.) READ/MODIFY/WRITE CYCLE






WAVEFORMS (Cont'd.)
RAS-ONLY REFRESH CYCLE



## WAVEFORMS (Cont'd.) STATIC COLUMN MODE READ CYCLE




 $V_{IM}(min)$  and  $V_{IL}$  (max) are reference levels for measuring timing of input signals  $V_{OH}(min)$  and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$  is referenced to the later of RAS. CAS. and  $\overline{OE}$  low transition g Q NOTE: a O

fransation is measured +500 mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent) 47 and toH are referenced to the earlier of the CAS or OE high transition


IIIARH > ARH (min): then data from the last address will be latched on DOUT by a RAS high transition, until either a CAS or OE high transition releases the data Either tRCH or tRRH must be satisfied. <u>б</u>

C1614


WAVEFORMS (Cont'd.)
STATIC COLUMN MODE WRITE CYCLE (CAS Controlled) 9



# WAVEFORMS (Cont'd.) STATIC COLUMN MODE WRITE CYCLE (WE Controlled) <sup>9</sup>



WAVEFORMS (Cont'd.) STATIC COLUMN MODE READ/WRITE/READ ... CYCLE (CAS Controlled) h



ю́ <u>г</u>

Transition is measured ± 500 mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent). The cycle can be terminated by either a read or a write operation followed by a RAS high transition. See pages 11 or 12 for timings

tyz and ton are referenced to the earlier of CAS or OE high transition.


WE is tow prior to or simultaneously with a CAS tow transition.

LZ is referenced to the later of RAS, CAS, and OE low transition.

ö

ပ်

WAVEFORMS (Cont'd.) STATIC COLUMN MODE READ/WRITE/READ ... CYCLE (WE Controlled) h





Transition is measured ±500 mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent). CAS is low prior to a WE low transition. The cycle can be terminated by either a read or a write operation followed by a RAS high transition. See pages 11 or 13 for timings


HZ and tOH are referenced to the earlier of CAS or OE high transition.


ō ö


























1686

### **FUNCTIONAL DESCRIPTION**

The 51C259H is a CHMOS dynamic RAM optimized for high data bandwidth applications. The functionality is similar to a traditional dynamic RAM. The 51C259H reads and writes 4 bits of data at a time by multiplexing a 16 bit address into an 8 bit row and an 8 bit column address. The row address is latched in by the Row Address Strobe (RAS). The column address, however, is only latched during a write cycle by the later of either Column Address Strobe (CAS) or Write Enable WE. During the read cycle, the column address is not latched and continuously flows through the internal input latches. Access time is primarily dependent upon a valid column address. CAS acts as a chip select signal and can remain low during the entire memory operation.

### **Memory Cycle**

The memory cycle is initiated by bringing RAS low. Any memory cycle once initiated must not be ended or aborted prior to fulfilling the minimum tras timing specification. This ensures proper device operation and data integrity. Additionally, a new cycle cannot be initiated until the minimum precharge time, transpared.

### **Read Cycle**

A read cycle is performed by maintaining the Write Enable (WE) signal high during the RAS operation. The column address must be held for a minimum time specified by tarrent CAS may either be held low or be pulsed similar to the traditional CAS operation. Data out is controlled by the Out Enable (OE) and CAS which is discussed in the Data Out Operation.

For applications where  $\overline{\text{CAS}}$  is held low, the data out becomes valid when trac, track, and track are all satisfied.

For applications where CAS is pulsed similar to the traditional CAS operation, the additional timing specifications noted by the asterisks in the A.C. Characteristics are applicable. Data out becomes valid only when trac, tcaA, toAc, and tcAC are all satisfied. Consequently, the access time is dependent upon the timing relationship among trac, tcAA, toAC, and tcAC. For example, the access time is limited by tcAA when trac, toAC, and tcAC are all satisfied.

### **Write Cycle**

A write cycle is performed by taking WE low during a RAS operation. The column address is latched in by the later of WE or CAS. As in the read cycle, CAS may either be held low or be pulsed similar to the

traditional CAS operation. For applications where CAS is held low, the input data must be valid at or before the falling edge of WE. For applications where CAS is pulsed similar to the traditional CAS operation, the additional timing specifications noted by the asterisks in the A.C. Characteristics are applicable. The input data must be valid at or before the falling edge of WE, or CAS, whichever occurs last. Consequently, the write cycle can be WE controlled or CAS controlled depending upon the later of WE or CAS low transition. In a CAS controlled write cycle (the leading edge of WE occurs prior to or coincident with the CAS low transition) the input/output (I/O) pin will be in the high impedance state at the beginning of the write function. Terminating the write action with CAS will maintain the I/O in the high impedance state; terminating with WE allows the output to go active, and the OE must be brought high to allow for inputs on the I/O.

The 51C259H incorporates a self-timed write feature which simplifies the system interface and optimizes data bandwidth. After the write function has been initiated, the 51C259H internally completes the write action and unlatches the address and data latches. Thus, the latches are ready for the next input/output cycle. This eliminates the need for long address and data hold times during the write operation and allows a subsequent column address to be applied earlier. This minimizes a write pulse width, write precharge time, and hold time which provides maximum flexibility in system design.

### **Refresh Cycle**

To retain data, a refresh operation is performed by clocking each of the 256 row addresses ( $A_0$  through  $A_7$ ) with  $\overline{RAS}$  at least every 4 milliseconds. Any Read, Write, Read-Modify-Write, or  $\overline{RAS}$ -Only cycle will perform refresh.

### **Static Column Mode Operation**

Static column mode operation permits all 256 columns within a selected row of the device to be randomly accessed at a high data rate. Read, write, and read-write-read cycles can be performed during static column mode operation. The row address is internally retained by maintaining RAS active. Following the entry cycle into static column mode operation, the data is accessed simply by changing the column address. Because the column address buffer acts as a transparent or flow-through latch, access begins from a valid column address. Thus, the 51C259H operates like a static RAM for multiple accesses within the same row. CAS acts as a chip select.



### **Data Out Operation**

The 51C259H Input/Output (I/O) is controlled by OE, CAS, WE and RAS. A RAS low transition enables data to transfer into and from a selected row address. A RAS high transition disables data transfer and will latch the output data if the output is enabled. After a memory cycle is initiated by a RAS low transition, a CAS low transition or a CAS low level enables the internal I/O data path. A CAS high transition or CAS high level disables the I/O data path and disables the output driver if the driver was enabled. A CAS low transition while RAS is high has no effect on the I/O data path, nor on the output driver. An OE low transition or an OE low level enables the output driver when the I/O data path is enabled. An OE high transition or an OE high level disables the output driver, but does not disable the data latch when it has been enabled. A WE low level disables the output driver when a CAS low level occurs. If the WE low transition occurs after the CAS low transition such that the output driver is enabled prior to the WE

low transition, it is necessary to use  $\overline{OE}$  to disable the output driver prior to the  $\overline{WE}$  low transition to allow data in set-up time (t<sub>DS</sub>). A  $\overline{WE}$  high transition passes control of the ouput drive to  $\overline{OE}$ .

### Power On

An initial pause of 100  $\mu$ S is required after the application of the V<sub>DD</sub> supply, followed by a minimum of eight initialization cycles (any combination of the cycles containing a RAS clock such as RAS-Only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 4 ms).

The  $V_{DD}$  current ( $I_{DD}$ ) requirement of the 51C259H during power on is dependent upon the input levels of RAS and CAS. If RAS =  $V_{SS}$  during power on, the device would go into an active cycle and  $I_{DD}$  would exhibit large current transients. It is recommended that RAS and CAS track with  $V_{DD}$  or be held at a valid  $V_{IH}$  during power on.