

# **Inverting High-Speed Operational Amplifier**

**OP-01** 

#### **FEATURES**

- • Fast Settling Time
   1μs to 0.1% Max

   • High Slew Rate
   12V/μs Min

   • Power Bandwidth
   150kHz Min

   • Low Power Consumption
   90mW Max
- Excellent DC Specifications
- Internally Compensated
- Ideal DAC Output Amplifier
- MIL-STD-883 Processing Available
- Fits Standard 741 Sockets

Low Cost
 Available in Die Form

and excellent DC input characteristics. An internal feed-forward frequency compensation network provides simplicity of application — no external capacitors are required for stable, high-speed performance. The fast output response is achieved without sacrifice of input bias current or power consumption. A 250kHz typical power bandwidth is attained with a small-signal bandwidth of only 2.5MHz, thus board layout is non-critical. The OP-01 is completely protected at both input and output, fits standard 741 sockets, and is offset nulled with a  $10 \mathrm{k}\Omega$  potentiometer.

The fast output response combined with excellent settling time makes the OP-01 ideal for use as a D/A converter output amplifier.

ORDERU	ng infof	RMATION			_
T, = 25°C	$\nearrow$ $\mid$	PACKAGE		OPERATING	\
V <sub>OS</sub> MAX (mV)	TO-99	CERDIP 8-PIN	PLASTIC 8-PIN	TEMPERATURE RANGE	
0.7	OP01J*	_		ML	/
0.7	_		OP01HP	COM	_
5.0	OP01GJ			MIL	
5.0	OP01CJ	OP01CZ	OP01CP	СОМ	

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

# PAL TO BN.C.

EPOXY MINI-DIP (P-Suffix) 8-PIN HERMETIC DIP


(Z-Suffix)

TO-99 (J-Suffix)

## **GENERAL DESCRIPTION**

The OP-01 series of monolithic inverting high-speed operational amplifiers combines high slew rate, fast settling time

## SIMPLIFIED SCHEMATIC



# **OP-01**

ABSOLUTE MAXIMUM RATINGS (Note 1)
Total Supply Voltage, OP-01, OP-01H, OP-01N, OP-01NT,
OP-01G, OP-01GT±22V
OP-01G, OP-01C, OP-01GR±20V
Differential Input Voltage ±30V
Input Voltage (Note 2)±15V
Short-Circuit DurationIndefinite
Operating Temperature Range
OP-01, OP-01G5°C to +125°C
OP-01H, OP-01C0°C to +70°C
Junction Temperature (T <sub>I</sub> )65°C to +150C
Storage Temperature
J and Z Packages65°C to +150°C

P Packages .....-65°C to +150°C

Lead Temperature (Sol 	θ <sub>IA</sub> (NOTE 3)	Θ <sub>IC</sub>	UNITS
TO-99 (J)	170	24	°C/W
8-Pin Hermetic DIP (Z)	162	26	°C/W
8-Pin Plastic DIP (P)	110	50	°C/W

## NOTES:

- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- For supply voltages less than ±15V, the maximum input voltage is the supply voltage.
- O<sub>JA</sub> is specified for worst case mounting conditions, i.e., O<sub>JA</sub> is specified for device in socket for TO, CerDIP and P-DIP packages.

## **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $T_A = 25^{\circ}$ C, unless otherwise noted.

			OP-0	IH		OP-01G OP-01C			
PARAMETER	SYMBOL	CONDITIONS	MI			MIN	TYP	MAX	UNITS
Nout Offset Voltage	y <sub>os</sub> (	$R_S \le 20 k\Omega$		- 0.3	0.7		2.0	5.0	mV
oput Offset Current	os	7/		- 0.5	2.0		2.0	20	nA
Input Bias Current			) / / $/$	- 18	30		25	100	nA
Input Voltage Range	IVR	)	)	2 ±13		±12	±13		٧
Common-Mode Rejection Ratio	CMRR	$Y_{CM} = \pm 10V$ $R_S \le 20kR$		15 110		80	100	7-	dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 5V \text{ to } \pm 20V$ $R_S \le 20k\Omega$		- /10	60	]	100	150 /	$\mu V$
Output Voltage Swing	V <sub>O</sub>	$R_L \ge 5k\Omega$ $R_L \ge 2k\Omega$	±12 ±12		_	± 12.5 ± 12.0	± 13.5 ± 13.0	1-	
arge-Signal Voltage Gain	A <sub>VO</sub>	$R_L \ge 2k\Omega$ $V_O = \pm 10V$		0 100	_	25	75		V/mV
Power Consumption	P <sub>d</sub>	$V_{OUT} = 0$		- 50	90		50	90	mW
Settling Time to 0.1% (Summing Node Error)	t <sub>S</sub>	A <sub>V</sub> = -1 (Notes 1, 2) V <sub>IN</sub> = 5V		- 0.7	1.0	_	0.7	1.0	μξ
Slew Rate (Notes 2, 3)	SR	$A_V = -1$ , $R_S = 3k \text{ to } 5k\Omega$		12 18	-	12	18	_	V/μ8
Large-Signal Bandwidth (Notes 3, 4)		2	15	50 250	_	150	250	_	kHz
Small-Signal Bandwidth (Notes 3, 4)			1	.5 2.5	_	1.5	2.5	_	MHz
Risetime	t <sub>r</sub>	$A_V = -1$ $V_{IN} = 50 \text{mV}$		_ 150	_	_	150	_	ns
Overshoot	OS			_ 2	_	_	2	_	%

## NOTES:


- 1.  $R_L = 25k\Omega$ ;  $C_L = 50pF$ . See Settling Time Test Circuit.
- 2. Sample tested.
- See applications information.
- 4. Guaranteed by design.

**ELECTRICAL CHARACTERISTICS** at  $V_S=\pm 15V$ ,  $-55^{\circ}C \le T_A \le +125^{\circ}C$  for OP-01, OP-01G and  $0^{\circ}C \le T_A \le +70^{\circ}C$  for OP-01H, OP-01C, unless otherwise noted.

				OP-01			OP-010		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	V <sub>OS</sub>	$R_S \leq 20k\Omega$	www	0.4	1.0		3.0	6.0	mV
Input Offset Current	Ios		_	1	4		4	40	nA
nput Bias Current	IB		_	30	50	_	50	200	nA
Input Voltage Range	IVR		±10	±13	_	±10	±13	_	٧
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 10V$ $R_S \le 20k\Omega$	85	110	_	80	100	_	dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 5V \text{ to } \pm 20V$ $R_S \le 20k\Omega$	_	10	60	_	100	150	μV/V
arge-Signal Voltage Gain	Ava	$\begin{aligned} R_L &\geq 2k\Omega \\ V_O &= \pm 10V \end{aligned}$	30	60	_	15	50	_	V/mV
Output Voltage Swing	$\left[\begin{array}{c} V_{O} \end{array}\right]$	$R_{L} \ge 5k\Omega$ $R_{L} \ge 2k\Omega$	±12.5 ±12.0	±13.5 ±13.0	_	± 12.5 ± 12.0	±13.5 ±13.0	_	٧
Offset Voltage Drift (Note 1)	Tovos	R <sub>S</sub> =5kII	\	2	8	_	5	20	μV/° C
NOTE:  1. Sample tested.		$\bigcirc)(($	))//				<u></u>	_	
				_	/ /-				
								′ /	
							$\bigcup$		
								_	$\overline{}$

# **OP-01**

## DICE CHARACTERISTICS (125°C TESTED DICE AVAILABLE)



DIE SIZE 0.047  $\times$  0.043 inch, 2021 sq. mils (1.19  $\times$  1.09 mm, 1.30 sq. mm)

- 1. NULL
- 2. INVERTING INPUT
- 3. NONINVERTING INPUT
- 4. V-
- 5. NULL
- 6. OUTPUT
- 7. V+

l	W.	AFER	TE	ST	LI	MITS	S at	V <sub>S</sub> =	± 1	8V, T <sub>A</sub> =2	o°C fo	or O	P-01N,	OP-01G	and	OP-01GR	devices;	$T_A = 1$	25°C	for Of	P-01NT ar	nd
١	OP	01GT	dev	vice	9/1	inles	38 D	her	Nich	noted												

PARAMETER	SYMBO	CONDITIONS	OP-0/NT	OP-01N LIMIT	OP-01GT	OP-01G	OP-01GR	UNITS
Input Offset Voltage	Vos	$R_S \le 20 k\Omega$	1.0	0.7	3.0	2.0	5.0	mV MAX
Input Offset Current	Ios		4		10	5	20	nA MAX
Input Bias Current	IB		50	30	100	50	7 100 /	nA MAX
Input Voltage Range	IVR		±10	±12	±10	±12	± 12	V MIN
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 10V$ $R_S \le 20k\Omega$	85	85	80	80	84	OB MIN
Power Supply Rejection Ratio	PSRR	$V_S = \pm 5V \text{ to } \pm 20V$ $R_S \le 20k\Omega$	60	60	100	100	J 50 L	μV/V MAX
Output Voltage	V <sub>OM</sub>	$R_L \ge 5k\Omega$	±12.5	±12.5	±12.5	±12.5	±12.5	
Swing	МО	$R_L \ge 2k\Omega$	± 12.0	±12.0	±12.0	±12.0	±12.0	VMIN
Large-Signal Voltage Gain	A <sub>VO</sub>	$R_L \ge 2k\Omega$ $V_O = \pm 10V$	30	50	25	50	25	V/mV MIN
Power Consumption	P <sub>d</sub>	V <sub>OUT</sub> = 0	_	90	_	90	90	mW MAX

#### NOTES:


For 25°C characteristics of NT & GT devices, see N & G characteristics respectively.

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

# TYPICAL ELECTRICAL CHARACTERISTICS at $V_S=\pm\,15$ V, $T_A=25^{\circ}$ C, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	ALL GRADES TYPICAL	UNITS
Slew Rate	SR	$A_{VCL} = -1$ , $R_S = 3k\Omega$ to $5k\Omega$	18	V/μs
Settling Time to 0.1% (Summing Node Error)	t <sub>S</sub>	$V_{IN} = 5V$ $A_V = -1$ $R_L = 2k\Omega \; (\text{See Settling Time Test Circuit})$ $C_L = 50 \text{pF}$	1.0	μs
Large-Signal Bandwidth			250	kHz
Small-Signal Bandwidth			2.5	MHz
Risetime	t <sub>r</sub>	$V_{IN} = 50 \text{mV}$ $A_V = -1$	150	ns

## TYPICAL PERFORMANCE CHARACTERISTICS



## **APPLICATIONS INFORMATION**

The OP-01 incorporates an internal feed-forward compensation network to provide fast slewing and settling times in all inverting and moderate-to-high-gain noninverting applications. Unity-gain bandwidth is a function of the total equivalent source resistance seen by the inverting terminal. Proper choice of this resistance will allow the user to maxmize bandwidth while assuring proper stability. The equivalentinverting-terminal-resistance is defined as RIN || RF, and it must be greater than  $3.3k\Omega$  to assure stability in all closedloop gain configurations including unity gain. Should  $R_{IN}||R_F \le 3.3k\Omega$ , a resistor  $(R_S)$  may be placed between the inverting input and the sum node to provide the required resistance. (See Fast Inverting Amplifier Diagram.) Lower values of total equivalent resistance may be used to improve bandwidth in higher closed-loop gain configurations, as indicated by the Open-Loop Gain vs. Frequency plot.

#### **FAST INVERTING AMPLIFIER**

$$R_{S}$$

$$R_{S}$$

$$R_{EQ} = R_{S} + R_{IN} \parallel R_{F}$$


$$R_{P} = R_{EQ} \Rightarrow 3.3k\Omega$$

$$R_{p} = R_{EQ}$$


## **OP-01**

## SETTLING-TIME TEST CIRCUIT

Settling time may be measured using the circuit shown below. This circuit incorporates the "false sum node" technique to produce accurate, repeatable results. For a 5V input step, 0.1% settling will be achieved when the false sum node settles to within  $\pm 2.5 \text{mV}$  of its final value. The oscilloscope used for observation of the false sum node should have wide bandwidth, fast overload recovery time, and be used with a low capacity probe ( $\leq 10 \text{pF}$ , including strays). A Tektronix 7504 scope with a 7A11 probe or equivalent is suggested. The pulse generator should have a  $50\Omega$  output impedance and be capable of a 5V rise time in  $\leq 20 \text{ns}$  with ringing less than 2.5 mV after 0.5  $\mu s$ . Measurements to 0.1% require  $R_{\text{IN}}$  to equal  $R_{\text{F}}$  within 0.01%;  $R_{\text{5}}$  and  $R_{\text{6}}$  are used as trimming resistors to achieve this matching.




## **OFFSET NULLING CIRCUIT**



## TYPICAL APPLICATIONS

## **FAST VOLTAGE-OUTPUT D/A CONVERTER**



#### PRECISION POWER-BOOSTER CIRCUIT

