

# **NDS9933A**

# **Dual P-Channel Enhancement Mode Field Effect Transistor**


## **General Description**


This P-Channel enhancement mode power field effect transistor is produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance.

These devices are particularly suited for low voltage apllications such as DC motor control and DC/DC conversion where fast switching,low in-line power loss, and resistance to transients are needed.

## **Features**

- -2.8 A, -20 V.  $R_{DS(on)}$  = 0.14  $\Omega$  @  $V_{GS}$  = -4.5 V  $R_{DS(on)}$  = 0.19  $\Omega$  @  $V_{GS}$  = -2.7 V  $R_{DS(on)}$  = 0.20  $\Omega$  @  $V_{GS}$  = -2.5 V.
- High density cell design for extremely low R<sub>DS(on)</sub>.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.





Absolute Maximum Ratings TA = 25°C unless otherwise noted

Symbol	Parameter		NDS9933A	Units
$V_{DSS}$	Drain-Source Voltage		-20	V
$V_{GSS}$	Gate-Source Voltage		<u>+</u> 8	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	-2.8	Α
	- Pulsed		-10	
P <sub>D</sub>	Power Dissipation for Dual Operation		2	W
	Power Dissipation for Single Operation	(Note 1a)	1.6	
		(Note 1b)	1	
		(Note 1c)	0.9	
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Junction Temperatu	re Range	-55 to +150	°C

## **Thermal Characteristics**


$R_{\theta^{JA}}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
R <sub>0</sub> JC	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Package Outlines and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
NDS9933A	NDS9933A	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					•
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-20			V
BV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 μA, Referenced to 25°C		-25		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -16 V, V <sub>GS</sub> = 0 V			-1	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -8 V, V <sub>DS</sub> = 0 V			-100	nA
On Char	racteristics (Note 2)	-				
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.4	-0.65	-1	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = -250 μA, Referenced to 25°C		4		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$\begin{split} V_{GS} = -4.5 &\text{ V},  I_D = -2.8 \text{ A} \\ V_{GS} = -4.5 &\text{ V},  I_D = -2.8 \text{ A}, \text{T}_J = 125 ^{\circ}\text{C} \\ V_{GS} = -2.7 &\text{ V},  I_D = -1.5 \text{ A} \\ V_{GS} = -2.5 &\text{ V},  I_D = -1.5 \text{ A} \end{split}$		0.10 5 0.15 0 0.13 5 0.14	0.140 0.240 0.190 0.200	Ω
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-10			Α
<b>g</b> FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_{D} = -2.8 \text{ A}$		6.5		S
Dvnamio	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$		405		pF
Coss	Output Capacitance	f = 1.0 MHz		170		pF
Crss	Reverse Transfer Capacitance	1		45		pF
Switchin	ng Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -5 \text{ V}, I_{D} = -1 \text{ A},$		6.5	13	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ = -4.5 V, $R_{GEN}$ = 6 $\Omega$		20	35	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	1		31	50	ns
t <sub>f</sub>	Turn-Off Fall Time	1		21	35	ns
Qg	Total Gate Charge	$V_{DS} = -5 \text{ V}, I_{D} = -2.8 \text{ A},$		6	8.5	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = -4.5 V,		0.8		nC
$Q_{gd}$	Gate-Drain Charge	1		1.3		nC
Drain-Sc	ource Diode Characteristics an	d Maximum Ratings	•			•
ls	Maximum Continuous Drain-Source Did				-1.3	Α
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = -1.3 \text{ A} \text{ (Note 2)}$		-0.78	-1.2	V

the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.



a. 78°C/W on a 0.5 in² pad of 2oz copper.





c. 135°C/W on a 0.003 in² pad of 2oz copper.

Scale 1 : 1 on letter size paper

2: Pulse Test: Pulse Width  $\leq 300~\mu s$ , Duty Cycle  $\leq 2.0\%$ 

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# Typical Characteristics (continued)







Figure 7. Gate-Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.






Figure 11. Transient Thermal Response Curve.


Thermal characterization performed using the conditions described in Note 1. Transient themal response will change depending on the circuit board design.







13" Diameter Option



Dimensions are in inches and millimeters									
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
12mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4
12mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	7.00 178	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4

DETAIL AA

# SO-8 Tape and Reel Data and Package Dimensions, continued SOIC-8 (FS PKG Code S1) 1:1 Scale 1:1 on letter size paper Dimensions shown below are in: inches [millimeters] Part Weight per unit (gram): 0.0774 LEAD NO. IDENTIFICATION 0.0200 [0.51] 6.20 5.80 0.2260 [5.74] 0.0390 [0.99] 0.010[0.25]M [0.25] A CS B LAND PATTERN RECOMMENDATION 45\*x0.0196 0.50 0.25 GAGE PLANE 0.004[0.10] 3 0.0140 [0.36] ALL LEAD TIPS 1.27 TYP. ALL LEADS NOTES: UNLESS OTHERWISE SPECIFIED 1. STANDARD LEAD FINISH: 200 MICROINCHES / 5.08 MICRONS MINIMUM LEAD / TIN (SOLDER) ON COPPER. SO 0.150 WIDE 8 LEADS

THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH

MAXIMUM LEAD 0.024 [0.609]

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT™ QFET™ FACT Quiet Series™ QS™

 $\begin{array}{lll} \mathsf{FAST}^{\circledast} & \mathsf{Quiet}\,\mathsf{Series}^{\mathsf{TM}} \\ \mathsf{FASTr}^{\mathsf{TM}} & \mathsf{SuperSOT}^{\mathsf{TM}}\text{-}3 \\ \mathsf{GTO}^{\mathsf{TM}} & \mathsf{SuperSOT}^{\mathsf{TM}}\text{-}6 \\ \mathsf{HiSeC}^{\mathsf{TM}} & \mathsf{SuperSOT}^{\mathsf{TM}}\text{-}8 \\ \end{array}$ 

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

### **Definition of Terms**

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.			