# SEMICONDUCTOR IM

## NC7WZ08 TinyLogic® UHS Dual 2-Input AND Gate

#### **General Description**

The NC7WZ08 is a dual 2-Input AND Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V<sub>CC</sub> operating range. The device is specified to operate over the 1.65V to 5.5V V<sub>CC</sub> range. The inputs and output are high impedance when V<sub>CC</sub> is 0V. Inputs tolerate voltages up to 7V independent of V<sub>CC</sub> operating voltage.

#### **Features**

- Space saving US8 surface mount package
- MicroPak<sup>™</sup> leadless package
- Ultra High Speed; t<sub>PD</sub> 2.5 ns Typ into 50 pF at 5V V<sub>CC</sub>
- High Output Drive; ±24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range; 1.65V to 5.5V
- $\blacksquare$  Matches the performance of LCX when operated at 3.3V  $V_{CC}$
- Power down high impedance inputs/output

**Connection Diagrams** 

B<sub>1</sub> 2 Υ<sub>2</sub> 3

GND 4

AAA represents Product Code Top Mark - see ordering code

(Top View) Pin One Orientation Diagram

<u>haaa</u>

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram). Pad Assignments for MicroPak

(Top Thru View)

2 3 B2 A2

- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

8 V<sub>CC</sub>


6 B<sub>2</sub>

5 A.

#### **Ordering Code:**

		Product				
Order	Package	Code	Package Description	Supplied As		
Number	Number	Top Mark				
NC7WZ08K8X	MAB08A	WZ08	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel		
NC7WZ08L8X	MAC08A	N4	8-Lead MicroPak, 1.6 mm Wide	5k Units on Tape and Reel		

#### Logic Symbol



#### **Pin Descriptions**

Pin Names	Description
A <sub>n</sub> , B <sub>n</sub>	Inputs
Y <sub>n</sub>	Output

#### **Function Table**

H =

Tinv

	$\mathbf{Y} = \mathbf{A}\mathbf{B}$								
	Inp	uts	Output	]					
	Α	В	Y	1					
	L	L	L						
	L	Н	L						
	Н	L	L						
	Н	Н	Н						
HIGH	HIGH Logic Level L = LOW Logic Level								
/Logic	®is a registered	d trademark of F	airchild Semiconductor Co	rporation.					

MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

#### © 2003 Fairchild Semiconductor Corporation DS500268

#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +7V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to +7V
DC Input Diode Current (IIK)	
@V <sub>IN</sub> < -0.5V	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
@V <sub>OUT</sub> < -0.5V	–50 mA
DC Output Current (I <sub>OUT</sub> )	±50 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	±100 mA
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature under Bias $(T_J)$	150°C
Junction Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C
Power Dissipation (P <sub>D</sub> ) @ +85°C	250 mW

#### Recommended Operating Conditions (Note 2)

Supply Voltage Operating (V <sub>CC</sub> )	1.65V to 5.5V
Supply Voltage Data Retention ( $V_{CC}$ )	1.5V to 5.5V
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC} = 1.8V \pm 0.15V,  2.5V \pm 0.2V$	0 ns/V to 20 ns/V
$V_{CC} = 3.3V \pm 0.3V$	0 ns/V to 10 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ns/V to 5 ns/V
Thermal Resistance $(\theta_{JA})$	250°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.


### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> T <sub>A</sub> =		$T_A = 25^{\circ}C$	$= 25^{\circ}C   T_{A} = -40^{\circ}C   to +85^{\circ}C$			Units	Conditions	
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Units	conditions	
VIH	HIGH Level Input Voltage	1.65-1.95	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		V		
		2.3-5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
V <sub>IL</sub>	LOW Level Input Voltage	1.65-1.95			0.25 V <sub>CC</sub>		0.25 V <sub>CC</sub>	V		
		2.3-5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		2.3	2.2	2.3		2.2		v		100
		3.0	2.9	3.0		2.9		v	$v_{IN} = v_{IH}$	I <sub>OH</sub> = -100 μA
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29				$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.5	2.80		2.4		V		$I_{OH} = -16 \text{ mA}$
		3.0	2.4	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.9	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	1.65		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1	v	V – V	I <sub>OL</sub> = 100 μA
		3.0		0.0	0.1		0.1	v	VIN = VIL	$I_{OL} = 100 \mu$ A
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24			$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0-5.5			±0.1	1	±1	μΑ	V <sub>IN</sub> = 5.5V	, GND
I <sub>OFF</sub>	Power Off Leakage Current	0.0			1		10	μΑ	V <sub>IN</sub> or V <sub>OI</sub>	<sub>JT</sub> = 5.5V
I <sub>CC</sub>	Quiescent Supply Current	1.65-5.5			1		10	μΑ	V <sub>IN</sub> = 5.5\	, GND


Symbol	Parameter	V <sub>CC</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure	
Symbol	raiameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	Number
t <sub>PLH</sub> ,	Propagation Delay	$1.8\pm0.15$	2.0	5.7	10.5	2.0	11.0			
t <sub>PHL</sub>		$2.5\pm0.2$	1.0	3.5	5.8	1.0	6.2	-	$C_L = 15 \text{ pF},$	Figures
		$3.3\pm 0.3$	0.8	2.6	3.9	0.8	4.3	ns	$R_L = 1 M\Omega$	1, 3
		$5.0\pm0.5$	0.5	1.9	3.1	0.5	3.3			
t <sub>PLH</sub> ,	Propagation Delay	$3.3\pm 0.3$	1.2	3.2	4.8	1.2	5.2		$C_{L} = 50 \text{ pF},$	Figures
t <sub>PHL</sub>		$5.0\pm0.5$	0.8	2.5	3.7	0.8	4.0	ns	$R_L = 500\Omega$	Ĩ, 3
C <sub>IN</sub>	Input Capacitance	0		2.5				pF		
C <sub>PD</sub>	Power Dissipation Capacitance	3.3		14.5				~F	(Note 3)	Figure 2
		5.0		19.5				pF	(Note 3)	Figure 2

Note 3: CPD is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle. (See Figure 2.)  $C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD}) (V_{CC}) (f_{|N}) + (I_{CC} static)$ 

### AC Loading and Waveforms



 $C_L$  includes load and stray capacitance Input PRR = 1.0 MHz,  $t_w$  = 500 ns  $\mbox{FIGURE 1. AC Test Circuit}$ 



Input = Ac Waveform;  $t_r = t_f = 1.8$  ns; PRR = 10 MHz; Duty Cycle = 50% FIGURE 2. I<sub>CCD</sub> Test Circuit




FIGURE 3. AC Waveforms

www.fairchildsemi.com

3




## **Tape and Reel Specification**

TAPE FORMAT for US8 Package Tape

Package	Таре	Number	Cavity	Cover Tape	
Designator	Section	Cavities	Status	Status	
	Leader (Start End)	125 (typ)	Empty	Sealed	
K8X	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	

TAPE DIMENSIONS inches (millimeters)



TAPE DIMENSIONS inches (millimeters)

