

February 1997 Revised June 2000

NC7ST86

TinyLogic™ HST 2-Input Exclusive-OR Gate

General Description

The NC7ST86 is a single 2-Input high performance CMOS Exclusive-OR Gate, with TTL-compatible inputs. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation. ESD protection diodes inherently guard both inputs and outputs with respect to the $\rm V_{CC}$ and GND rails. High gain circuitry offers high noise immunity and reduced sensitivity to input edge rate. The TTL-compatible inputs facilitate TTL to NMOS/CMOS interfacing. Device performance is similar to MM74HCT but with ½ the output current drive of HC/HCT.


Features

- Space saving SOT23 or SC70 5-lead package
- High Speed; t_{PD} <8 ns typ, V_{CC} = 5V, C_L = 15 pF
- \blacksquare Low Quiescent Power; I_CC <1 μA typ, V_CC = 5.5V
- Balanced Output Drive; 2 mA I_{OL}, -2 mA I_{OH}
- TTL-compatible inputs


Ordering Code:

| Order Number | Package Number | Product Code Top Mark | Package Description | Supplied As | |
|-----------------|-------------------|--------------------------|---------------------------------------|----------------------------|--|
| NC7ST86M5 | MA05B | 8S86 | 5-Lead SOT23, JEDEC MO-178, 1.6mm | 250 Units on Tape and Reel | |
| NC7ST86M5X | MA05B | 8S86 | 5-Lead SOT23, JEDEC MO-178, 1.6mm | 3k Units on Tape and Reel | |
| NC7ST86P5 | MAA05A | T86 | 5-Lead SC70, EIAJ SC-88a, 1.25mm Wide | 250 Units on Tape and Reel | |
| NC7ST86P5X | MAA05A | T86 | 5-Lead SC70, EIAJ SC-88a, 1.25mm Wide | 3k Units on Tape and Reel | |

Logic Symbol



Connection Diagram



Pin Descriptions

| Pin Names | Descriptions |
|-----------|--------------|
| A, B | Input |
| Υ | Output |

Function Table

| 1 - A U D | | | | | | | |
|-----------|--------|---|--|--|--|--|--|
| Inp | Output | | | | | | |
| Α | В | Y | | | | | |
| L | L | Ĺ | | | | | |
| L | Н | Н | | | | | |
| Н | L | Н | | | | | |
| Н | Н | L | | | | | |

 $Y = A \oplus B$

H = HIGH Logic Level L = LOW Logic Level

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

Absolute Maximum Ratings(Note 1)

-0.5V to +7.0V Supply Voltage (V_{CC}) DC Input Diode Current (I_{IK})

 $V_{IN} < -0.5V$ -20 mA $V_{IN} \ge V_{CC} + 0.5V$ +20 mA

DC Input Voltage (V_{IN}) -0.5V to V_{CC} +0.5V

DC Output Diode Current (I_{OK})

 $V_{OUT} < -0.5V$ -20 mA $V_{OUT} > V_{CC} + 0.5V$ +20 mA

Output Voltage (V_{OUT}) -0.5V to V_{CC} +0.5V

DC Output Source or Sink

Current (I_{OUT}) ±12.5 mA

DC V_{CC} or Ground Current per

Supply Pin (I $_{\rm CC}$ or I $_{\rm GND}$) ±25 mA

-65°C to +150°C Storage Temperature (T_{STG})

Junction Temperature (T_J) 150°C

Lead Temperature (T_L);

(Soldering, 10 seconds) 260°C

Power Dissipation (PD) @+85°C

SOT23-5 200 mW

SC70-5 150 mW

Recommended Operating Conditions (Note 2)

Supply Voltage 4.5V-5.5V

Input Voltage (V_{IN}) $0V-V_{CC}$ Output Voltage (V_{OUT}) $0V-V_{CC}$ -40°C to +85°C

Operating Temperature (T_A) Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 5.0V$ 0-500 ns

Thermal Resistance (θ_{JA})

SOT23-5 300°C/W

SC70-5 425°C/W

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside the databook specifica-

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics


| Symbol | Parameter | V _{CC} | T _A = +25°C | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | Units | Conditions | |
|------------------|---------------------------|-----------------|------------------------|------|---|------|-------|------------|--|
| Cymbol | i didilicici | (V) | Min | Тур | Max | Min | Max | Oille | Conditions |
| V _{IH} | HIGH Level Input Voltage | 4.5–5.5 | 2.0 | | | 2.0 | | V | |
| V _{IL} | LOW Level Input Voltage | 4.5-5.5 | | | 8.0 | | 0.8 | V | |
| V _{OH} | HIGH Level Output Voltage | 4.5 | 4.4 | 4.5 | | 4.4 | | V | $I_{OH} = -20 \mu A$, $V_{IN} = V_{IL}$, |
| | | 4.5 | 4.18 | 4.35 | | 4.13 | | V | $V_{IH} I_{OH} = -2 \text{ mA}$ |
| V _{OL} | LOW Level Output Voltage | 4.5 | | 0 | 0.1 | | 0.1 | V | $I_{OL}=20~\mu\text{A},~V_{IN}=V_{IL},$ |
| | | 4.5 | | 0.10 | 0.26 | | 0.33 | V | $V_{IH} I_{OL} = 2 \text{ mA}$ |
| I _{IN} | Input Leakage Current | 5.5 | | | ±0.1 | | ±1.0 | μΑ | $0 \le V_{IN} \le 5.5V$ |
| I _{CC} | Quiescent Supply Current | 5.5 | | | 1.0 | | 10.0 | μΑ | $V_{IN} = V_{CC}$ or GND |
| I _{CCT} | I _{CC} per Input | 5.5 | | | 2.0 | | 2.9 | mA | One Input $V_{IN} = 0.5V$ or 2.4V, |
| | | | | | | | | | Other Input V _{CC} or GND |

AC Electrical Characteristics

| Symbol | Parameter | V _{CC} | | $T_A = +25^{\circ}C$ | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | Units | Conditions | Fig. No. |
|--------------------|-------------------------------|-----------------|-----|----------------------|-----|---|-----|--------|------------------------|-----------------|
| Cymbol | T drameter | (V) | Min | Тур | Max | Min | Max | Oiiito | Conditions | rig. No. |
| t _{PLH} , | Propagation Delay | F 0 | | 4.4 | 14 | | | | C 15 pF | |
| t _{PHL} | | 5.0 | | 7.4 | 19 | | | ns | C _L = 15 pF | |
| | | | | 6.6 | 18 | | 22 | | | Figures |
| | | 4.5 | | 13.1 | 29 | | 33 | ns | C _L = 50 pF | 1, 3 |
| | | 5.5 | | 5.6 | 16 | | 20 | | | |
| | | 3.3 | | 12.5 | 28 | | 32 | | | |
| t _{TLH} , | Output Transition Time | 5.0 | | 4 | 10 | | | ns | C _L = 15 pF | |
| t_{THL} | | 4.5 | | 11 | 25 | | 31 | ns | C ₁ = 50 pF | Figures 1, 3 |
| | | | | 10 | 21 | | 26 | 115 | OL - 30 PF | ., - |
| C _{IN} | Input Capacitance | Open | | 2 | 10 | | | pF | | |
| C _{PD} | Power Dissipation Capacitance | 5.0 | | 8 | | | | pF | (Note 3) | Figure 2 |


Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by expression: $I_{CCD} = (C_{PD}) (V_{CC}) (f_{|N}) + (I_{CC} \text{ static}).$

AC Loading and Waveforms



 C_L includes load and stray capacitance Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 1. AC Test Circuit



Input = AC Waveforms; PRR = Variable; Duty Cycle = 50%

FIGURE 2. $I_{\rm CCD}$ Test Circuit






FIGURE 3. AC Waveforms


Tape and Reel Specification TAPE FORMAT

| TAPE FURIMAL | | | | |
|--------------|--------------------|-----------|--------|------------|
| Package | Tape | Number | Cavity | Cover Tape |
| Designator | Section | Cavities | Status | Status |
| | Leader (Start End) | 125 (typ) | Empty | Sealed |
| M5, P5 | Carrier | 250 | Filled | Sealed |
| | Trailer (Hub End) | 75 (typ) | Empty | Sealed |
| | Leader (Start End) | 125 (typ) | Empty | Sealed |
| M5X, P5X | Carrier | 3000 | Filled | Sealed |
| | Trailer (Hub End) | 75 (typ) | Empty | Sealed |

TAPE DIMENSIONS inches (millimeters)










| | | | | BEND RADIUS NOT TO SCALE | | | | | | |
|---------|-----------|--------|--------|--------------------------|--------------------|--------|-------------------|--|--|--|
| Package | Tape Size | DIM A | DIM B | DIM F | DIM K _o | DIM P1 | DIM W | | | |
| SC70-5 | 8 mm | 0.093 | 0.096 | 0.138 ± 0.004 | 0.053 ± 0.004 | 0.157 | 0.315 ± 0.004 | | | |
| | | (2.35) | (2.45) | (3.5 ± 0.10) | (1.35 ± 0.10) | (4) | (8 ± 0.1) | | | |
| SOT23-5 | 0 | 0.130 | 0.130 | 0.138 ± 0.002 | 0.055 ± 0.004 | 0.157 | 0.315 ± 0.012 | | | |
| | 8 mm | (3.3) | (3.3) | (3.5 ± 0.05) | (1.4 + 0.11) | (4) | (8 + 0.3) | | | |

Tape and Reel Specification (Continued) REEL DIMENSIONS inches (millimeters)



| Tape Size | Α | В | С | D | N | W1 | W2 | W3 |
|--------------|---------|--------|---------|---------|---------|----------------------|---------|-------------------|
| 0 | 7.0 | 0.059 | 0.512 | 0.795 | 2.165 | 0.331 + 0.059/-0.000 | 0.567 | W1 + 0.078/-0.039 |
| 8 mm | (177.8) | (1.50) | (13.00) | (20.20) | (55.00) | (8.40 + 1.50/-0.00) | (14.40) | (W1 + 2.00/-1.00) |





NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88A.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.

MAA05ARevC

C. DIMENSIONS ARE IN MILLIMETERS.

5-Lead SC70, EIAJ SC-88a, 1.25mm Wide Package Number MAA05A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com