

**64-BIT BIPOLAR WRITE-WHILE-READ RAM (32 x 2)**

**82S21 (O.C.)**

82S21

**DESCRIPTION**

The 82S21 is ideally suited for high speed buffers and as the memory element in high speed accumulators.

Words are selected through a 5-input decoder when the chip enable input, CE is at logic high.  $WS_0$  and  $WS_1$  are the write select inputs for the bit 0 and bit 1 of the word selected.  $WE$  is the write control input. When  $WS_N$  and  $WE$  are both at logic low data on the  $DI_0$  and  $DI_1$  data lines are written into the addressed word. The read function is enabled when either  $WS_N$  or  $WE$  is at logic high.

An internal latch provides the Write-While-Read capability. When the latch control line (strobe) is logic high and data is being read from the 82S21, the latch is effectively bypassed. The data at the output will be that of the addressed word. When strobe goes from a logic high to logic low, the outputs are latched and will remain latched regardless of the state of any other address or control line. When strobe goes from low to high, the outputs unlatch and will assume the contents of the present address word.


**FEATURES**

- Address access time: 50ns max
- Write cycle time:
  - Transparent mode: 45ns max
  - Latched mode: 60ns max
- Power dissipation: 7.5mW/bit typ
- 32mA output sink capability
- On-chip output latches
- Bit masking control lines
- Write-While-Read function
- Non-inverting open collector outputs
- TTL compatible

**APPLICATIONS**

- Scratch pad memory
- Buffer memory
- Accumulator register
- Control store

**PIN CONFIGURATION**



**TRUTH TABLE**

CE	WE	WS <sub>0</sub>	WS <sub>1</sub>	STROBE	MODE	OUTPUTS
X	X	X	X	0	Output hold Disabled	$DO_N = (A_M)$ at last CE = high $DO_N = \text{high}$
0	X	X	X	0	Read (transparent/latched) Read (transparent/latched)	$DO_N = (A_M)$
1	1	X	X	1 or ↓		
1	0	1	1	1 or ↓	Write data	$DO_N = (A_M)$ at last strobe = ↓
1	0	0	0	1	Write data	$DO_N = DI_N$
1	0	0	1	X	Write data into bit 0 only	If strobe = low: $DO_N = (A_M)$ at last strobe = ↓
1	0	1	0	X	Write data into bit 1 only	If strobe = high: $DO_N = DI_N$ or $(A_M)$ as per $WS_N$

( ) = Contents of  
↓ = High to low transition


**ABSOLUTE MAXIMUM RATINGS**

PARAMETER <sup>1</sup>	RATING	UNIT
V <sub>CC</sub>	+7	Vdc
V <sub>IN</sub>	+5.5	Vdc
V <sub>OH</sub>	+5.5	Vdc
I <sub>IN</sub>	±30	mA
I <sub>OUT</sub>	+100	mA
		°C
T <sub>A</sub>	0 to +75	
T <sub>STG</sub>	-65 to +150	

**64-BIT BIPOLAR WRITE-WHILE-READ RAM (32 × 2)**

**82S21 (O.C.)**

**LOGIC DIAGRAM**



**DC ELECTRICAL CHARACTERISTICS**  $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER <sup>1</sup>	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
$V_{IL}$ $V_{IH}$ $V_{IC}$	Input voltage Low <sup>1</sup> High <sup>1</sup> Clamp <sup>1,2</sup>	2		0.80	V
				-1.2	
$V_{OL}$	Output voltage Low <sup>1,3</sup>			0.45	V
$I_{IL}$ $I_{IH}$	Input current Low High			-1.6 25	mA $\mu\text{A}$
$I_{OLK}$	Output current Leakage <sup>4</sup>			40	$\mu\text{A}$
$I_{CC}$	$V_{CC}$ supply current <sup>5</sup>			130	mA
$C_{IN}$ $C_{OUT}$	Capacitance Input Output		5 8		pF

**64-BIT BIPOLAR WRITE-WHILE-READ RAM (32 × 2)**

**82S21 (O.C.)**

**AC ELECTRICAL CHARACTERISTICS** 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V, R<sub>1</sub> = 150Ω, R<sub>2</sub> = 600Ω, C<sub>L</sub> = 30pF

PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
				Min	Typ	Max	
Access time T <sub>AA</sub> Address T <sub>CE</sub> Chip enable	Output Output	Address Chip enable	Latched or transparent read			50 50	ns
Disable time T <sub>CD</sub> Chip enable	Output	Chip enable	Latched or transparent read			50	ns
Setup and hold time							ns
T <sub>WSA</sub> Setup time T <sub>WHA</sub> Hold time	Write	Address	Latched or transparent write	15 5			
T <sub>WSD</sub> Setup time T <sub>WHD</sub> Hold time	Write	Data in	Latched or transparent write	25 5			
T <sub>WSC</sub> Setup time T <sub>WHC</sub> Hold time	Write	CE	Latched or transparent write	15 5			
T <sub>CES</sub> Setup time T <sub>CEH</sub> Hold time	Strobe	Chip enable	Latched read	50 5			
T <sub>ADH</sub> Hold time	Output	Address	Latched read	5			
Pulse width							ns
T <sub>SW</sub> Strobe T <sub>WP</sub> Write inputs			Latched read Latched or transparent write	30 25			
Latch time							ns
T <sub>SLR</sub> Read strobe T <sub>SLW</sub> Write strobe T <sub>LRW</sub> WWR strobe	Strobe Strobe Write	Address Write Strobe	Latched read Latched write Write while read	50 40 10			
Delatch time							ns
T <sub>DL</sub> Strobe	Output	Strobe	Latched read			25	
T <sub>WD</sub> Valid time	Output	Write	Latched or transparent write			40	ns

NOTES


1. All voltage values are with respect to network ground terminal.
2. Test each input one at a time.
3. Measured with a logic low stored. Output sink current is supplied through a resistor to V<sub>CC</sub>.
4. Measured with V<sub>IL</sub> applied to CE, and V<sub>IH</sub> to strobe.
5. I<sub>CC</sub> is measured with all inputs at 4.5V, and the outputs open.

**MEMORY TIMING DEFINITIONS**


T <sub>CE</sub>	Delay between beginning of Chip Enable high (with Address valid) and when Data Output becomes valid.	T <sub>WHD</sub>	Required delay between end of Write Enable pulse and end of valid Input Data.	T <sub>DL</sub>	Delay between leading edge of Strobe and when output data latches are released.
T <sub>CD</sub>	Delay between when Chip Enable becomes low and Data Output is in high state.	T <sub>WP</sub> T <sub>WD</sub>	Width of Write Enable pulse. Delay between beginning of Write Enable pulse and when Data Output reflects the contents of the Data Input.	T <sub>LRW</sub>	Minimum delay required between trailing edge of Strobe and leading edges of Write Enable or Write Select for latching old output data (being read) while new data is being written (at the same address).
T <sub>AA</sub>	Delay between beginning of valid Address (with Chip Enable high) and when Data Output becomes valid.	T <sub>CES</sub>	Minimum delay between leading edge of Chip Enable and trailing edge of Strobe, for latching valid output data.	T <sub>SLW</sub>	Minimum delay between leading edge of Write Enable or Write Select and trailing edge of Strobe for latching data being written in output data latches.
T <sub>WSC</sub>	Required delay between beginning of valid Chip Enable and beginning of Write Enable pulse.	T <sub>CEH</sub>	Required delay between trailing edge of Strobe and end of Chip Enable, for latching valid output data.		
T <sub>WHC</sub>	Required delay between end of Write Enable pulse and end of Chip Enable.	T <sub>SLR</sub>	Minimum delay between Address valid time and trailing edge of Strobe, for latching valid output data.		
T <sub>WSA</sub>	Required delay between beginning of valid Address and beginning of Write Enable pulse.	T <sub>SW</sub>	Minimum width of Strobe pulse required to update contents of output data latches.		
T <sub>WHA</sub>	Required delay between end of Write Enable pulse and end of valid Address.	T <sub>ADH</sub>	Required delay between trailing edge of Strobe and end of valid		
T <sub>WSD</sub>	Required delay between begin-		ning of valid Data Input and end of Write Enable pulse.		

Signetics


TEST LOAD CIRCUIT





VOLTAGE WAVEFORM



TIMING DIAGRAMS





TIMING DIAGRAMS (Cont'd)




64-BIT BIPOLAR WRITE-WHILE-READ RAM (32 × 2)

82S21 (O.C.)

TIMING DIAGRAMS (Cont'd)



TYPICAL APPLICATION



2