DESCRIPTION

The 82S114 and 82S115 are field programmable and include on-chip decoding and 2 chip enable inputs for ease of memory expansion. They feature tri-state outputs for optimization of word expansion in bused organizations. A D-type latch is used to enable the tri-state output drivers. In the Transparent Read mode, stored data is addressed by applying a binary code to the address inputs while holding Strobe high. In this mode the bit drivers will be controlled solely by \overline{CE}_1 and CE_2 lines.

In the Latched Read mode, outputs are held in their previous state (high, low, or high Z) as long as Strobe is low, regardless of the state of address or chip enable. A positive Strobe transition causes data from the applied address to reach the outputs if the chip is enabled, and causes outputs to go to the high Z state if the chip is disabled.

A negative Strobe transition causes outputs to be locked into their last Read Data condition if the chip was enabled, or causes outputs to be locked into the high Z condition if the chip was disabled.

Both 82S114 and 82S115 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S114/115, F or N, and for the military temperature range (-55°C to +125°C) specify S82S114/115, F.


FEATURES

- Address access time: N82S114/115: 60ns max S82S114/115: 90ns max
- Power dissipation: 165μW/bit typ
- Input loading:
 - N82S114/115: -100μA max S82S114/115: -150μA max
- On-chip storage latches
- Schottky clamped
- Fully TTL compatible


APPLICATIONS

- Microprogramming
- · Hardwire algorithms
- Character generation
- Control store
- Sequential controllers

PIN CONFIGURATIONS



BLOCK DIAGRAM



signetics

ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT		
Vcc	Supply voltage	+7	Vdc		
VIN	Input voltage	+5.5	Vdc		
	Temperature range		°C		
T_A	Operating				
	N82S114/115	0 to +75			
	S82S114/115	-55 to +125			
T _{STG}	Storage	-65 to +150			

DC ELECTRICAL CHARACTERISTICS N82S114/115: $0^{\circ}C \le T_{A} \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$ S82S114/115: -55° C \leq T_A \leq +125 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V

PARAMETER		TEST CONDITIONS		N82S114/115			S82S114/115		
				Typ1	Max	Min	Typ1	Max	UNIT
V _{IL}	Input voltage Low				.85			.8	٧
VIH	High		2.0			2.0			
V _{IC}	Clamp	I _{IN} = -18mA	_	-0.8	-1.2		-0.8	-1.2	
V _{OL} V _{OH}	Output voltage Low High	$I_{OUT} = 9.6$ mA $\overline{CE}_1 = Low, CE_2 = High,$ $I_{OUT} = -2$ mA, High stored	2.7	0.4 3.3	0.45	2.4	0.4 3.3	0.5	V
lic lin	Input current Low High	$V_{IN} = 0.45V$ $V_{IN} = 5.5V$			-100 25			-150 50	μА
lo(OFF)	Output current Hi-Z state Short circuit ²	\overline{CE}_1 = High or CE_2 = O, V_{OUT} = 5.5V \overline{CE}_1 = High or CE_2 = O, V_{OUT} = 0.5V V_{OUT} = OV	-20		40 -40 -70	-15		100 -100 -85	μA mA
Icc	V _{CC} supply current			130	175		130	185	mA
Cin Cout	Capacitance Input Output	$V_{CC} = 5.0V, V_{IN} = 2.0V$ $V_{CC} = 5.0V, V_{OUT} = 2.0V$ $\overline{CE}_1 = \text{High or CE}_2 = 0$		5 8			5 8		pF

AC ELECTRICAL CHARACTERISTICS $R_1=470\Omega,\,R_2=1k\Omega,\,C_L=30pF$

N82S114/115: $0^{\circ} \le T_A \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

S82S114/115: -55° C \leq T_A \leq +125 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V

	PARAMETER	то	FROM	TEST CONDITIONS	N82S114/115			S82S114/115			UNIT
		10			Min	Typ ¹	Max	Min	Typ1	Мах	UNII
Taa ⁷ Tce	Access time	Output Output	Address Chip enable	Latched or transparent read ^{3,5}		35 20	60 40		35 20	90 50	ns
T _{CD}	Disable time	Output	Chip disable			20	40		20	55	ns
T _{CDS} T _{CDH}	Setup and hold time Setup time Hold time	Output	Chip enable	Latched read only ^{4,5}	40 10	0		50 15	0		ns
TADH	Hold time	Output	Address		0	-10		5	-10		1
Tsw	Pulse width Strobe				30	20		40	20		ns
T _{SL}	Latch time Strobe				60	35		90	35		ns
T _{DL}	Delatch time Strobe						30			45	ns


NOTES on following page.

104


NOTES

- 1. Typical values are at $V_{CC} = \pm 5.0 V$ and $T_A = \pm 25 ^{\circ} C$.
- 2. No more than one output should be grounded at the same time and strobe should be disabled. Strobe is in high state.
- 3. If the strobe is high, the device functions in a manner identical to conventional bipolar ROMs. The timing diagram shows valid data will appear TAA nanoseconds after the address has changed to TCE nanoseconds after the output circuit is enabled. TCp is the time required to disable the output and switch it to an off or high impedance state after it has been enabled.
- 4. In latched Read Mode data from any selected address will be held on the output when strobe is lowered. Only when strobe is raised will new location data be transferred and chip enable conditions be stored. The new data will appear on the outputs if the chip enable conditions enable the outputs.
- During operation the fusing pins FE1 and FE2 may be grounded or left floating.
- Positive current is defined as into the terminal referenced.
- Tested at an address cycle time of 1μsec.


TEST LOAD CIRCUIT




VOLTAGE WAVEFORM



TIMING DIAGRAMS





105

PROGRAMMING SYSTEM SPECIFICATIONS (Testing of these limits may cause programming of device.) TA = +25°C

PARAMETER		TEST CONDITIONS				
		resi conditions	Min Typ		Max	UNIT
Vсср	Power supply voltage To program ¹	I _{CCP} = 200 ± 25mA, Transient or steady state	4.75	5.0	5.25	٧
Vccvh Vccvl	Verify limit Upper Lower		5.3 4.3	5.5 4.5	5.7 4.7	V
Vs ICCP	Verify threshold ² Programming supply current	V _{CCP} = +5.0 ± .25V	0.9 175	1.0 200	1.1 225	V mA
V _{IL} V _{IH}	Input voltage Low High		0 2.4	0.4	0.8 5.5	V
l _{IL} he	Input current (FE ₁ & FE ₂ only) Low High	$V_{IL} = +0.45V$ $V_{IH} = +5.5V$			-100 10	μA mA
liL liH	Input current (except FE ₁ & FE ₂) Low High	$V_{IL} = +0.45V$ $V_{IH} = +5.5V$			-100 25	μΑ
VOPF	Forced output voltage (program)3	I _{OPF} = 200 ± 20mA, Transient or steady state	16.0	17.0	18.0	V
IOPF Tr	Forced output current (program) Output pulse rise time	$V_{OPF} = +17 \pm 1V$	180 10	200	220 50	mΑ μs
t _P T _D	FE ₂ programming pulse width Pulse sequence delay		0.3 10	0.4	0.5	ms μs
T _{PR} T _{PS}	Programming time Programming pause	V _{CC} = V _{CCP} V _{CC} = 0V	6		12	sec sec
T _{PR} T _{PR} +T _{PS}	Programming duty cycle4				50	%

PROGRAMMING NOTES

- 1. Bypass V_{CC} to GND with a 0.01μF capacitor to reduce voltage spikes.
- Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- 3. Care should be taken to insure the 17 \pm 1V output voltage is maintained during the entire fusing cycle.
- Continuous fusing for an unlimited time is also allowed, provided that a 60% duty cycle is maintained.
 This may be accomplished by following each Program-Verify cycle with a Rest period (V_{CC} = 0V) of 3ms.

RECOMMENDED PROGRAMMING PROCEDURE

The 82S114/115 are shipped with all bits at logical low. To write logical high, proceed as follows:

SET-UP

- 1. Apply GND to pin 12.
- 2. Terminate all device outputs with a 10k $\!\Omega$ resistor to Vcc.
- Set CE₁ to logic low, and CE₂ to logic high (TTL levels).
- 4. Set Strobe to logic high level.

Program-Verify Sequence

- Raise V_{CC} to V_{CCP}, and address the word to be programmed by applying TTL high and low logic levels to the device address inputs.
- 2. After $10\mu s$ delay, apply to FE₁ (pin 13) a voltage source of $\pm 5.0 \pm 0.5 V$, with 10mA

sourcing current capability.

- After 10µs delay, apply a voltage source of +17.0 ± 1.0V to the output to be programmed. The source must have a current limit 200mA. Program on output at the time.
- After 10µs delay, raise FE₂ (pin 11) from 0V to +5.0 ± 0.5V for a period of 1ms, and then return to 0V. Pulse source must have a 10mA sourcing current capability.
- After 10μs delay, remove +17.0V supply from programmed output.
- 6. To verify programming, after $10\mu s$ delay, return FE₁ to 0V. Raise V_{CC} to $V_{CCH} = +5.5 \pm .2V$. The programmed output should remain in the high state. Again, lower V_{CC} to $V_{CCL} = +4.5 \pm .2V$, and verify that the programmed output remains in the high state.
- Raise V_{CC} to V_{CCP} and repeat steps 2 through 6 to program other bits at the

same address.

8. Repeat steps 1 through 7 to program all other address locations.

106

signetics

TYPICAL PROGRAMMING SEQUENCE

