

# MC1496 MC1596

# Specifications and Applications Information

### BALANCED MODULATORI DEMODULATOR

. . . designed for use where the output voltage is a product of an input voltage (signal) and a switching function (carrier). Typical applications include suppressed carrier and amplitude modulation, synchronous detection, FM detection, phase detection, and chopper applications. See Motorola Application Note AN-531 for additional design information.

- Excellent Carrier Suppression 65 dB typ @ 0.5 MHz
   50 dB typ @ 10 MHz
- Adjustable Gain and Signal Handling
- Balanced Inputs and Outputs
- ◆ High Common Mode Rejection 85 dB typ




FIGURE 1 – SUPPRESSED-CARRIER OUTPUT WAVEFORM




FIGURE 2 — SUPPRESSED-CARRIER SPECTRUM





FIGURE 3 --AMPLITUDE-MODULATION OUTPUT WAVEFORM

> FIGURE 4 --AMPLITUDE-MODULATION SPECTRUM


# BALANCED MODULATOR

SILICON MONOLITHIC INTEGRATED CIRCUIT



# **ORDERING INFORMATION**

Device	Temperature Range	Package	
MC1496D		SO-14	
MC1496G		Metal Can	
MC1496L	0°C to +70°C	Ceramic DIP	
MC1496P	7	Plastic DIP	
MC1596G	F500	Metal Can	
MC1596L	- 55°C to + 125°C	Ceramic DIF	



# **MAXIMUM RATINGS\*** ( $T_A = +25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Applied Voltage $(V_6-V_7, V_8-V_1, V_9-V_7, V_9-V_8, V_7-V_4, V_7-V_1, V_8-V_4, V_6-V_8, V_2-V_5, V_3-V_5)$	ΔV	30	Vdc
Differential Input Signal	V <sub>7</sub> - V <sub>8</sub> V <sub>4</sub> - V <sub>1</sub>	+5.0 ±(5+1 <sub>5</sub> R <sub>e</sub> )	Vdc
Maximum Bias Current	l <sub>5</sub>	10	mA
Thermal Resistance, Junction to Air Ceramic Dual In-Line Package Plastic Dual In-Line Package Metal Package	R <sub>⊕JA</sub>	100 100 160	°C/W
Operating Temperature Range MC1496 MC1596	ТА	0 to +70 -55 to +125	င့
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	ŝ

**ELECTRICAL CHARACTERISTICS\*** ( $V_{CC}=+12~Vdc$ ,  $V_{EE}=-8.0~Vdc$ ,  $I_5=1.0~mAdc$ ,  $R_L=3.9~k\Omega$ ,  $R_e=1.0~k\Omega$ ,  $T_A=+25^{\circ}C$  unless otherwise noted) (All input and output characteristics are single-ended unless otherwise noted.)

					MC1596			MC1496	<u> </u>	
Characteristic	Fig.	Note	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	5	1	VCFT		40 140 0.04 20	0.2 100		40 140 0.04 20	  0.4 200	μV(rms) mV(rms)
Carrier Suppression $f_S = 10 \text{ kHz}$ , 300 mV(rms) $f_C = 500 \text{ kHz}$ , 60 mV(rms) sine wave $f_C = 10 \text{ MHz}$ , 60 mV(rms) sine wave	5	2	Vcs	50 —	65 50	_	40 —	65 50		dB k
Transadmittance Bandwidth (Magnitude) (R <sub>L</sub> = 50 ohms) Carrier Input Port, $V_C$ = 60 mV(rms) sine wave $f_S$ = 1.0 kHz, 300 mV(rms) sine wave Signal Input Port, $V_S$ = 300 mV(rms) sine wave $ V_C $ = 0.5 Vdc	8	8	BW3dB	_ _	300	<u> </u>	_ _	300	_ _	MHz
Signal Gain $V_S = 100 \text{ mV(rms)}, f = 1.0 \text{ kHz; }  V_C  = 0.5 \text{ Vdc}$	10	3	Avs	2.5	3.5		2.5	3.5	_	V/V
Single-Ended Input Impedance, Signal Port, f = 5.0 MHz Parallel Input Resistance Parallel Input Capacitance	6		r <sub>ip</sub> c <sub>ip</sub>	_ _	200 2.0			200 2.0	<u>-</u>	kΩ pF
Single-Ended Output Impedance, f = 10 MHz Parallel Output Resistance Parallel Output Capacitance	6		r <sub>op</sub>	_	40 5.0	_ 	_	40 5.0	<u>-</u>	kΩ pF
Input Bias Current $I_{bS} = \frac{I_1 + I_4}{2}; I_{bC} = \frac{I_7 + I_8}{2}$	7		lbS lbC	_	12 12	25 25		12 12	30 30	μΑ
Input Offset Current IioS = I1-I4; IioC = I7-I8	7	_	llioSl lioCl	_	0.7 0.7	5.0 5.0		0.7 0.7	7.0 7.0	μΑ
Average Temperature Coefficient of Input Offset Current $(T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C})$	7	_	TC <sub>lio</sub>	_	2.0		_	2.0		nA/°C
Output Offset Current (I6-I9)	7		I <sub>oo</sub>	_	14	50	_	14	80	μΑ
Average Temperature Coefficient of Output Offset Current $(T_A = -55^{\circ}\text{C to } + 125^{\circ}\text{C})$	7		TC <sub>loo</sub>	_	90	_	l	90	_	nA/°C
Common-Mode Input Swing, Signal Port, fg = 1.0 kHz	9	4	CMV	_	5.0	_	_	5.0	_	Vp-p
Common-Mode Gain, Signal Port, $f_S = 1.0 \text{ kHz}$ , $ V_C  = 0.5 \text{ Vdc}$	9	_	ACM	_	-85	_		- 85	_	dB
Common-Mode Quiescent Output Voltage (Pin 6 or Pin 9)	10		V <sub>out</sub>		8.0	_	_	8.0		Vp-p
Differential Output Voltage Swing Capability	10	_	V <sub>out</sub>	_	8.0		_	8.0	_	Vp-p
Power Supply Current  I <sub>6</sub> + I <sub>9</sub> I <sub>10</sub>	7	6	ICC IEE		2.0 3.0	3.0 4.0	_	2.0 3.0	4.0 5.0	mAdc
DC Power Dissipation	7	5	PD		33			33	_	mW

<sup>\*</sup> Pin number references pertain to this device when packaged in a metal can. To ascertain the corresponding pin numbers for plastic or ceramic packaged devices refer to the first page of this specification sheet.



# **GENERAL OPERATING INFORMATION\***

### Note 1 - Carrier Feedthrough

Carrier feedthrough is defined as the output voltage at carrier frequency with only the carrier applied (signal voltage = 0).

Carrier null is achieved by balancing the currents in the differential amplifier by means of a bias trim potentiometer ( $R_1$  of Figure 5).

### Note 2 - Carrier Suppression

Carrier suppression is defined as the ratio of each sideband output to carrier output for the carrier and signal voltage levels specified.

Carrier suppression is very dependent on carrier input level, as shown in Figure 22. A low value of the carrier does not fully switch the upper switching devices, and results in lower signal gain, hence lower carrier suppression. A higher than optimum carrier level results in unnecessary device and circuit carrier feedthrough, which again degenerates the suppression figure. The MC1596 has been characterized with a 60 mV(rms) sinewaye carrier input signal. This level provides optimum carrier suppression at carrier frequencies in the vicinity of 500 kHz, and is generally recommended for balanced modulator applications.

Carrier feedthrough is independent of signal level, V<sub>S</sub>. Thus carrier suppression can be maximized by operating with large signal levels. However, a linear operating mode must be maintained in the signal-input transistor pair — or harmonics of the modulating signal will be generated and appear in the device output as spurious sidebands of the suppressed carrier. This requirement places an upper limit on input-signal amplitude (see Note 3 and Figure 20). Note also that an optimum carrier level is recommended in Figure 22 for good carrier suppression and minimum spurious sideband generation.

At higher frequencies circuit layout is very important in order to minimize carrier feedthrough. Shielding may be necessary in order to prevent capacitive coupling between the carrier input leads and the output leads.

### Note 3 - Signal Gain and Maximum Input Level

Signal gain (single-ended) at low frequencies is defined as the voltage gain,

$$A_{VS} = \frac{V_0}{V_S} = \frac{R_L}{R_e + 2r_e}$$
 where  $r_e = \frac{26 \text{ mV}}{l_S \text{ (nA)}}$ 

A constant dc potential is applied to the carrier input terminals to fully switch two of the upper transistors "on" and two transistors "off" ( $V_C = 0.5 \text{ Vdc}$ ). This in effect forms a cascode differential amplifier.

Linear operation requires that the signal input be below a critical value determined by  $\mathbf{R}_{\mathsf{F}}$  and the bias current 15

$$V_S \le I_5 R_E (Volts peak)$$

Note that in the test circuit of Figure 10,  $V_S$  corresponds to a maximum value of 1 volt peak.

# Note 4 - Common-Mode Swing

The common-mode swing is the voltage which may be applied to both bases of the signal differential amplifier, without saturating the current sources or without saturating the differential amplifier itself by swinging it into the upper switching devices. This swing is variable depending on the particular circuit and biasing conditions chosen (see Note 6).

### Note 5 - Power Dissipation

Power dissipation,  $P_D,$  within the integrated circuit package should be calculated as the summation of the voltage-current products at each port, i.e. assuming  $V_9=V_6, I_5=I_6=I_9$  and ignoring

base current, PD = 2 15 (V6 - V10) + 15 (V5 - V10) where subscripts refer to pin numbers.

#### Note 6 - Design Equations

The following is a partial list of design equations needed to operate the circuit with other supply voltages and input conditions. See Note 3 for  $R_{\rm p}$  equation.

#### A. Operating Current

The internal bias currents are set by the conditions at pin 5. Assume:

IB << IC for all transistors

then:

$$R_5 = \frac{V^- - \dot{\phi}}{I_5}$$
 -500  $\Omega$  where:  $R_5$  is the resistor between pin 5 and ground  $\dot{\phi} = 0.75 \text{ V}$  at  $T_A = +25^{\circ}\text{C}$ 

The MC1596 has been characterized for the condition  $I_5$  = 1.0 mA and is the generally recommended value.

# B. Common-Mode Quiescent Output Voltage

$$V_6 = V_9 = V^+ - I_5 R_L$$

### Note 7 — Biasing

The MC1596 requires three dc bias voltage levels which must be set externally. Guidelines for setting up these three levels include maintaining at least 2 volts collector-base bias on all transistors while not exceeding the voltages given in the absolute maximum rating table;

$$30 \text{ Vdc} \ge [(V_6, V_9) - (V_7, V_8)] \ge 2 \text{ Vdc}$$

30 Vdc 
$$\geq [(V_7, V_8) - (V_1, V_4)] \geq 2.7 \text{ Vdc}$$

$$30 \text{ Vdc} \ge [(V_1, V_4) - (V_5)] \ge 2.7 \text{ Vdc}$$

The foregoing conditions are based on the following approximations:

$$V_6 = V_9$$
,  $V_7 = V_8$ ,  $V_1 = V_4$ 

Bias currents flowing into pins 1, 4, 7, and 8 are transistor base currents and can normally be neglected if external bias dividers are designed to carry 1.0 mA or more.

### Note 8 - Transadmittance Bandwidth

Carrier transadmittance bandwidth is the 3-dB bandwidth of the device forward transadmittance as defined by:

$$v_{21C} = \frac{i_0 \text{ (each sideband)}}{v_s \text{ (signal)}} | V_0 = 0$$

Signal transadmittance bandwidth is the 3-dB bandwidth of the device forward transadmittance as defined by:

$$v_{21S} = \frac{i_O \text{ (signal)}}{v_S \text{ (signal)}} | V_C = 0.5 \text{ Vdc, } V_O = 0$$

\*Pin number references pertain to this device when packaged in a metal can. To ascertain the corresponding pin numbers for plastic or ceramic packaged devices refer to the first page of this specification sheet.



# Note 9 — Coupling and Bypass Capacitors C<sub>1</sub> and C<sub>2</sub>

Capacitors  $C_1$  and  $C_2$  (Figure 5) should be selected for a reactance of less than 5.0 ohms at the carrier frequency.

# Note 10 - Output Signal, Vo


The output signal is taken from pins 6 and 9, either balanced or single-ended. Figure 12 shows the output levels of each of the two output sidebands resulting from variations in both the carrier and modulating signal inputs with a single-ended output connection.

### Note 11 - Negative Supply, VEE

VEE should be do only. The insertion of an RF choke in series with VEE can enhance the stability of the internal current sources.

### Note 12 - Signal Port Stability


Under certain values of driving source impedance, oscillation may occur. In this event, an RC suppression network should be connected directly to each input using short leads. This will reduce the Q of the source-tuned circuits that cause the oscillation.



An alternate method for low-frequency applications is to insert a 1 k-ohm resistor in series with the inputs, pins 1 and 4. In this case input current drift may cause serious degradation of carrier suppression.


### **TEST CIRCUITS**

### FIGURE 5 - CARRIER REJECTION AND SUPPRESSION




NOTE: Shielding of input and output leads may be needed to properly perform these tests.


# FIGURE 6 - INPUT-OUTPUT IMPEDANCE



# FIGURE 7 - BIAS AND OFFSET CURRENTS




### FIGURE 8 - TRANSCONDUCTANCE BANDWIDTH




NOTE: Pin number references pertain to this device when packaged in a metal can. To ascertain the corresponding pin numbers for plastic or ceramic packaged devices refer to the first page of this specification sheet.

### **TEST CIRCUITS** (continued)

### FIGURE 9 - COMMON-MODE GAIN



### FIGURE 10 - SIGNAL GAIN AND OUTPUT SWING




NOTE: Pin number references pertain to this device when packaged in a metal can. To ascertain the corresponding pin numbers for plastic or ceramic packaged devices refer to the first page of this specification sheet.


# TYPICAL CHARACTERISTICS (continued)

Typical characteristics were obtained with circuit shown in Figure 5,  $f_C$  = 500 kHz (sine wave),  $V_C$  = 60 mV(rms),  $f_S$  = 1 kHz,  $V_S$  = 300 mV(rms),  $T_A$  =  $\frac{1}{25}$  C unless otherwise noted.


# FIGURE 11 - SIDEBAND OUTPUT versus CARRIER LEVELS




# FIGURE 12 — SIGNAL-PORT PARALLEL-EQUIVALENT INPUT RESISTANCE versus FREQUENCY



# FIGURE 13 – SIGNAL-PORT PARALLEL-EQUIVALENT



# FIGURE 14 — SINGLE-ENDED OUTPUT IMPEDANCE versus FREQUENCY






# TYPICAL CHARACTERISTICS (continued)

Typical characteristics were obtained with circuit shown in Figure 5,  $f_C = 500 \text{ kHz}$  (sine wave),  $V_C = 60 \text{ mV(rms)}$ ,  $f_S = 1 \text{ kHz}$ ,  $V_S = 300 \text{ mV(rms)}$ ,  $T_A = +25^{\circ}C$  unless otherwise noted.

# FIGURE 15 – SIDEBAND AND SIGNAL PORT TRANSADMITTANCES versus FREQUENCY



# FIGURE 16 – CARRIER SUPPRESSION versus TEMPERATURE




FIGURE 17 - SIGNAL PORT FREQUENCY RESPONSE




FIGURE 18 - CARRIER SUPPRESSION versus FREQUENCY




FIGURE 19 - CARRIER FEEDTHROUGH versus FREQUENCY





FIGURE 20 — SIDEBAND HARMONIC SUPPRESSION versus INPUT SIGNAL LEVEL





### TYPICAL CHARACTERISTICS (continued)

FIGURE 21 — SUPPRESSION OF CARRIER HARMONIC SIDEBANDS versus CARRIER FREQUENCY





FIGURE 22 — CARRIER SUPPRESSION versus CARRIER INPUT LEVEL



# **OPERATIONS INFORMATION**

The MC1596/MC1496, a monolithic balanced modulator circuit, is shown in Figure 23.

This circuit consists of an upper quad differential amplifier driven by a standard differential amplifier with dual current sources. The output collectors are cross-coupled so that full-wave balanced multiplication of the two input voltages occurs. That is, the output signal is a constant times the product of the two input signals.

Mathematical analysis of linear ac signal multiplication indicates that the output spectrum will consist of only the sum and difference of the two input frequencies. Thus, the device may be used as a balanced modulator, doubly balanced mixer, product detector, frequency doubler, and other applications requiring these particular output signal characteristics.


The lower differential amplifier has its emitters connected to the package pins so that an external emitter resistance may be used. Also, external load resistors are employed at the device output.


### Signal Levels

The upper quad differential amplifier may be operated either in a linear or a saturated mode. The lower differential amplifier is operated in a linear mode for most applications.

For low-level operation at both input ports, the output signal will contain sum and difference frequency components and have an amplitude which is a function of the product of the input signal amplitudes.

For high-level operation at the carrier input port and linear operation at the modulating signal port, the output signal will contain sum and difference frequency components of the modulating signal frequency and the fundamental and odd harmonics of the carrier frequency. The output amplitude will be a constant times the modulating signal amplitude. Any amplitude variations in the carrier signal will not appear in the output.





NOTE: Pin number references pertain to this device when packaged in a metal can. To ascertain the corresponding pin numbers for plastic or ceramic packaged devices refer to the first page of this specification sheet.



### **OPERATIONS INFORMATION** (continued)

The linear signal handling capabilities of a differential amplifier are well defined. With no emitter degeneration, the maximum input voltage for linear operation is approximately 25 mV peak. Since the upper differential amplifier has its emitters internally connected, this voltage applies to the carrier input port for all conditions.

Since the lower differential amplifier has provisions for an external emitter resistance, its linear signal handling range may be adjusted by the user. The maximum input voltage for linear operation may be approximated from the following expression:

$$V = (15) (R_E)$$
 volts peak.

This expression may be used to compute the minimum value of  ${\rm R}_{\hbox{\footnotem}}$  for a given input voltage amplitude.

# FIGURE 25 — TABLE 1 VOLTAGE GAIN AND OUTPUT FREQUENCIES

Carrier Input Signal (V <sub>C</sub> )	Approximate Voltage Gain	Output Signal Frequency(s)
Low-level dc	$\frac{R_{L} V_{C}}{2(R_{E} + 2r_{e})\left(\frac{KT}{q}\right)}$	fM
High-level dc	R <sub>L</sub> R <sub>E</sub> + 2r <sub>e</sub>	fM
Low-level ac	$\frac{R_L V_C(rms)}{2\sqrt{2}\left(\frac{KT}{q}\right)(R_E + 2r_e)}$	f <sub>C</sub> ±f <sub>M</sub>
High-level ac	0.637 R <sub>L</sub> R <sub>E</sub> + 2r <sub>e</sub>	f <sub>C</sub> ±f <sub>M</sub> , 3f <sub>C</sub> ±f <sub>M</sub> , 5f <sub>C</sub> ±f <sub>M</sub> ,

The gain from the modulating signal input port to the output is the MC1596/MC1496 gain parameter which is most often of interest to the designer. This gain has significance only when the lower differential amplifier is operated in a linear mode, but this includes most applications of the device.

As previously mentioned, the upper quad differential amplifier may be operated either in a linear or a saturated mode. Approximate gain expressions have been developed for the MC1596/MC1496 for a low-level modulating signal input and the following carrier input conditions:

- 1) Low-level dc
- 2) High-level dc
- 3) Low-level ac
- 4) High-level ac

These gains are summarized in Table 1, along with the frequency components contained in the output signal.

### NOTES:

- 1. Low-level Modulating Signal,  $V_M$ , assumed in all cases.  $V_C$  is Carrier Input Voltage.
- When the output signal contains multiple frequencies, the gain expression given is for the output amplitude of each of the two desired outputs, f<sub>C</sub> = f<sub>M</sub> and f<sub>C</sub> = f<sub>M</sub>.
- All gain expressions are for a single-ended output. For a differential output connection, multiply each expression by two.
- 4. R<sub>L</sub> = Load resistance.
- 5. RE = Emitter resistance between pins 2 and 3.
- 6.  $r_e$  = Transistor dynamic emitter resistance, at +25°C;

$$r_e \approx \frac{26 \text{ mV}}{15 \text{ (mA)}}$$

7. K = Boltzmann's Constant, T = temperature in degrees Kelvin, q = the charge on an electron.

$$\frac{KT}{g} \approx 26 \text{ mV}$$
 at room temperature

# APPLICATIONS INFORMATION

Double sideband suppressed carrier modulation is the basic application of the MC1596/MC1496. The suggested circuit for this application is shown on the front page of this data sheet.

In some applications, it may be necessary to operate the MC1596/MC1496 with a single dc supply voltage instead of dual supplies. Figure 26 shows a balanced modulator designed for operation with a single +12 Vdc supply. Performance of this circuit is similar to that of the dual supply modulator.

# AM Modulator

The circuit shown in Figure 27 may be used as an amplitude modulator with a minor modification.

All that is required to shift from suppressed carrier to AM operation is to adjust the carrier null potentiometer for the proper amount of carrier insertion in the output signal.

However, the suppressed carrier null circuitry as shown in Figure 27 does not have sufficient adjustment range. Therefore, the modulator may be modified for AM operation by changing two resistor values in the null circuit as shown in Figure 28.

# Product Detector

The MC1596/MC1496 makes an excellent SSB product detector (see Figure 29).

This product detector has a sensitivity of 3.0 microvolts and a dynamic range of 90 dB when operating at an intermediate frequency of 9 MHz.

The detector is broadband for the entire high frequency range. For operation at very low intermediate frequencies down to 50 kHz the 0.1  $\mu$ F capacitors on pins 7 and 8 should be increased to 1.0  $\mu$ F. Also, the output filter at pin 9 can be tailored to a specific intermediate frequency and audio amplifier input impedance

As in all applications of the MC1596/MC1496, the emitter resistance between pins 2 and 3 may be increased or decreased to adjust circuit gain, sensitivity, and dynamic range.

This circuit may also be used as an AM detector by introducing carrier signal at the carrier input and an AM signal at the SSB input.

The carrier signal may be derived from the intermediate frequency signal or generated locally. The carrier signal may be introduced with or without modulation, provided its level is sufficiently high to saturate the upper quad differential amplifier. If the carrier signal is modulated, a 300 mV(rms) input level is recommended.

# **APPLICATIONS INFORMATION** (continued)

#### **Doubly Balanced Mixer**

The MC1596/MC1496 may be used as a doubly balanced mixer with either broadband or tuned narrow band input and output networks.

The local oscillator signal is introduced at the carrier input port with a recommended amplitude of 100 mV(rms).

Figure 30 shows a mixer with a broadband input and a tuned output.

### Frequency Doubler

The MC1596/MC1496 will operate as a frequency doubler by introducing the same frequency at both input ports.

Figures 31 and 32 show a broadband frequency doubler and a tuned output very high frequency (VHF) doubler, respectively.

#### Phase Detection and FM Detection


The MC1596/MC1496 will function as a phase detector. High-level input signals are introduced at both inputs. When both inputs are at the same frequency the MC1596/MC1496 will deliver an output which is a function of the phase difference between the two input signals.

An FM detector may be constructed by using the phase detector principle. A tuned circuit is added at one of the inputs to cause the two input signals to vary in phase as a function of frequency. The MC1596/MC1496 will then provide an output which is a function of the input signal frequency.


NOTE: Pin number references pertain to this device when packaged in a metal can. To ascertain the corresponding pin numbers for plastic or ceramic packaged devices refer to the first page of this specification sheet.

# TYPICAL APPLICATIONS


### FIGURE 26 — BALANCED MODULATOR (+12 Vdc SINGLE SUPPLY)




# FIGURE 27 - BALANCED MODULATOR-DEMODULATOR



# FIGURE 28 - AM MODULATOR CIRCUIT



### FIGURE 29 – PRODUCT DETECTOR (+12 Vdc SINGLE SUPPLY)






## TYPICAL APPLICATIONS (continued)

# FIGURE 30 - DOUBLY BALANCED MIXER (BROADBAND INPUTS, 9.0 MHz TUNED OUTPUT)

FIGURE 31 - LOW-FREQUENCY DOUBLER








FIGURE 32 - 150 to 300 MHz DOUBLER



# **DEFINITIONS**



fC CARRIER FUNDAMENTAL

fs MODULATING SIGNAL fc±fs Fundamental Carrier Sidebands fc ± nfs FUNDAMENTAL CARRIER SIDEBAND HARMONICS

nfc CARRIER HARMONICS

nfc ± nfs CARRIER HARMONIC SIDEBANDS

NOTE: Pin number references pertain to this device when packaged in a metal can. To ascertain the corresponding pin numbers for plastic or ceramic packaged devices refer to the first page of this specification sheet.



### THERMAL INFORMATION

The maximum power consumption an integrated circuit can tolerate at a given operating ambient temperature, can be found from the equation:


$$P_{D(T_A)} = \frac{T_{J(max)} - T_A}{R_{\theta JA}(Typ)} \ge v_1 I_S - v_0 I_0$$

Where:  $P_{D(T_A)}$  = Power Dissipation allowable at a given operating ambient temperature.

T<sub>J(max)</sub> = Maximum Operating Junction Temperature as listed in the Maximum Ratings Section

 $T_A$  = Maximum Desired Operating Ambient Temperature  $R_{\theta JA}(Typ)$  = Typical Thermal Resistance Junction to Ambient  $I_S$  = Total Supply Current

# **OUTLINE DIMENSIONS**




### G SUFFIX METAL PACKAGE CASE 603-04

#### NOTE

LEADS WITHIN 0.18 mm (0.007) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.

<b>N</b>	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
A	8.51	9.39	0.335	0.370	
В	7.75	8.51	0.305	0.335	
С	4.19	4.70	0.165	0.185	
D	0.407	0.533	0.016	0.021	
E	-	1.02	_	0.040	
F	0.406	0.483	0.016	0.019	
G	5.84	BSC	0.230 BSC		
Н	0.712	0.864	0.028	0.034	
J	0.737	1.14	0.029	0.045	
K	12.70	-	0.500		
L	6.35	12.70	0.250	0.500	
M	36°	36° BSC		BSC	
P	_	1.27	_	0.050	
a	3.56	4.06	0.140	0.160	
R	0.254	1.02	0.010	0.040	




# NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	MILLIM	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	19.05	19.94	0.750	0.785	
В	6.23	7.11	0.245	0.280	
C	3.94	5.08	0.155	0.200	
D	0.39	0.50	0.015	0.020	
F	1.40	1.65	0.055	0.065	
G	2.54	BSC	0.100 BSC		
J	0.21	0.38	0.008	0.015	
K	3.18	4.31	0.125	0.170	
L	7.62	BSC	0.300	BSC	
M	· 0°	15°	0°	15°	
N	0.51	1.01	0.020	0.040	




### **OUTLINE DIMENSIONS**



### NOTES:

- LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
- 4. ROUNDED CORNERS OPTIONAL

			All The State of t	59	
	MILLIN	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	18.16	1 <del>9</del> .56	0.715	0.770	
В	6.10	6.60	0.240	0.260	
С	3,69	4.69	0.145	0.185	
D	0.38	0.53	0.015	0.021	
F_@	1.02	1.78	0.040	0.070	
G	2.54	BSC	0.100 BSC		
Ŧ	1.32	2.41	0.052	0.095	
7	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	7.62 BSC		0.300	BSC	
М	0°	10°	0°	10°	
N	0.39	1.01	0.015	0.039	



#### NOTES:

- 1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: MILLIMETER.
- 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	8.55	8.75	0.337	0.344		
В	3.80	4.00	0.150	0.157		
C	1.35	1.75	0.054	0.068		
D	0.35	0.49	0.014	0.019		
F	0.40	1.25	0.016	0.049		
G	1.27	BSC	0.050 BSC			
J	0.19	0.25	0.008	0.009		
K	0.10	0.25	0.004	0.009		
M	0°	7°	0°	7°		
P	5.80	6.20	0.229	0.244		
R	0.25	0.50	0.010	0.019		

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/ Affirmative Action Employer.



# **MOTOROLA** Semiconductor Products Inc.