# **12-Bit Binary Counter**

The MC14040B 12-stage binary counter is constructed with MOS P-Channel and N-Channel enhancement mode devices in a single monolithic structure. This part is designed with an input wave shaping circuit and 12 stages of ripple-carry binary counter. The device advances the count on the negative-going edge of the clock pulse. Applications include time delay circuits, counter controls, and frequency-driving circuits.

#### **Features**

- Fully Static Operation
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Common Reset Line
- Pin-for-Pin Replacement for CD4040B
- Pb-Free Packages are Available

#### MAXIMUM RATINGS (Voltages Referenced to VSS)

| Symbol                             | Parameter  | Value                         | Unit |
|------------------------------------|--|-------------------------------|------|
| $V_{DD}$                           | DC Supply Voltage Range                              | -0.5 to +18.0                 | V    |
| V <sub>in</sub> , V <sub>out</sub> | Input or Output Voltage Range (DC or Transient)      | -0.5 to V <sub>DD</sub> + 0.5 | V    |
| I <sub>in</sub> , I <sub>out</sub> | Input or Output Current<br>(DC or Transient) per Pin | ±10                           | mA   |
| P <sub>D</sub>                     | Power Dissipation, per Package (Note 1)              | 500                           | mW   |
| T <sub>A</sub>                     | Ambient Temperature Range                            | -55 to +125                   | °C   |
| T <sub>stg</sub>                   | Storage Temperature Range                            | -65 to +150                   | °C   |
| TL                                 | Lead Temperature<br>(8-Second Soldering)             | 260                           | °C   |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



## ON Semiconductor®


http://onsemi.com

MARKING DIAGRAMS



PDIP-16 P SUFFIX CASE 648 

SOIC-16 D SUFFIX CASE 751B






TSSOP-16 DT SUFFIX CASE 948F





SOEIAJ-16 F SUFFIX CASE 966



A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G = Pb-Free Indicator

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

## **PIN ASSIGNMENT**


| Q12 [             | 1 ● | 16 | D V <sub>DD</sub> |
|-------------------|-----|----|-------------------|
| Q6 [              | 2   | 15 | ] Q11             |
| Q5 [              | 3   | 14 | ] Q10             |
| Q7 [              | 4   | 13 | ] Q8              |
| Q4 [              | 5   | 12 | ] Q9              |
| Q3 [              | 6   | 11 | ] R               |
| Q2 [              | 7   | 10 | ] C               |
| V <sub>SS</sub> [ | 8   | 9  | ] Q1              |
|                   |     |    |                   |

## **TRUTH TABLE**

| Clock | Reset | Output State          |
|-------|-------|-----------------------|
|       | 0     | No Change             |
| \     | 0     | Advance to next state |
| X     | 1     | All Outputs are low   |

X = Don't Care

## **LOGIC DIAGRAM**



## **ORDERING INFORMATION**

| Device        | Package                | Shipping <sup>†</sup>    |
|---------------|------------------------|--------------------------|
| MC14040BCP    | PDIP-16                | 500 Units / Rail         |
| MC14040BCPG   | PDIP-16<br>(Pb-Free)   | 500 Units / Rail         |
| MC14040BD     | SOIC-16                | 48 Units / Rail          |
| MC14040BDG    | SOIC-16<br>(Pb-Free)   | 48 Units / Rail          |
| MC14040BDR2   | SOIC-16                | 2500 Units / Tape & Reel |
| MC14040BDR2G  | SOIC-16<br>(Pb-Free)   | 2500 Units / Tape & Reel |
| MC14040BDTR2  | TSSOP-16*              | 2500 Units / Tape & Reel |
| MC14040BDTR2G | TSSOP-16*              | 2500 Units / Tape & Reel |
| MC14040BFEL   | SOEIAJ-16              | 2000 Units / Tape & Reel |
| MC14040BFELG  | SOEIAJ-16<br>(Pb-Free) | 2000 Units / Tape & Reel |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*This package is inherently Pb-Free.

## **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to $V_{SS}$ )

|   |           |                 |                        | - 5                               | 5°C                  |                                   | 25°C                                      |                      | 125                               | 5°C                  |      |
|---|-----------|-----------------|------------------------|-----------------------------------|----------------------|-----------------------------------|---|----------------------|-----------------------------------|----------------------|------|
| Characteristic  |           | Symbol          | V <sub>DD</sub><br>Vdc | Min                               | Max                  | Min                               | Typ<br>(Note 2)                           | Max                  | Min                               | Max                  | Unit |
| Output Voltage<br>V <sub>in</sub> = V <sub>DD</sub> or 0  | "0" Level | V <sub>OL</sub> | 5.0<br>10<br>15        | -<br>-<br>-                       | 0.05<br>0.05<br>0.05 | -<br>-<br>-                       | 0<br>0<br>0                               | 0.05<br>0.05<br>0.05 | -<br>-<br>-                       | 0.05<br>0.05<br>0.05 | Vdc  |
| V <sub>in</sub> = 0 or V <sub>DD</sub>  | "1" Level | V <sub>OH</sub> | 5.0<br>10<br>15        | 4.95<br>9.95<br>14.95             | _<br>_<br>_          | 4.95<br>9.95<br>14.95             | 5.0<br>10<br>15                           | -<br>-<br>-          | 4.95<br>9.95<br>14.95             | -<br>-<br>-          | Vdc  |
| Input Voltage<br>(V <sub>O</sub> = 4.5 or 0.5 Vdc)<br>(V <sub>O</sub> = 9.0 or 1.0 Vdc)<br>(V <sub>O</sub> = 13.5 or 1.5 Vdc)             | "0" Level | V <sub>IL</sub> | 5.0<br>10<br>15        | -<br>-<br>-                       | 1.5<br>3.0<br>4.0    | -<br>-<br>-                       | 2.25<br>4.50<br>6.75                      | 1.5<br>3.0<br>4.0    | -<br>-<br>-                       | 1.5<br>3.0<br>4.0    | Vdc  |
| (V <sub>O</sub> = 0.5 or 4.5 Vdc)<br>(V <sub>O</sub> = 1.0 or 9.0 Vdc)<br>(V <sub>O</sub> = 1.5 or 13.5 Vdc)                              | "1" Level | V <sub>IH</sub> | 5.0<br>10<br>15        | 3.5<br>7.0<br>11                  | -<br>-<br>-          | 3.5<br>7.0<br>11                  | 2.75<br>5.50<br>8.25                      | -<br>-<br>-          | 3.5<br>7.0<br>11                  | -<br>-<br>-          | Vdc  |
| Output Drive Current $(V_{OH} = 2.5 \text{ Vdc})$ $(V_{OH} = 4.6 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$ | Source    | I <sub>ОН</sub> | 5.0<br>5.0<br>10<br>15 | - 3.0<br>- 0.64<br>- 1.6<br>- 4.2 | -<br>-<br>-          | - 2.4<br>- 0.51<br>- 1.3<br>- 3.4 | - 4.2<br>- 0.88<br>- 2.25<br>- 8.8        | -<br>-<br>-          | - 1.7<br>- 0.36<br>- 0.9<br>- 2.4 | -<br>-<br>-          | mAdc |
| $(V_{OL} = 0.4 \text{ Vdc})$<br>$(V_{OL} = 0.5 \text{ Vdc})$<br>$(V_{OL} = 1.5 \text{ Vdc})$  | Sink      | I <sub>OL</sub> | 5.0<br>10<br>15        | 0.64<br>1.6<br>4.2                | -<br>-<br>-          | 0.51<br>1.3<br>3.4                | 0.88<br>2.25<br>8.8                       | -<br>-<br>-          | 0.36<br>0.9<br>2.4                | -<br>-<br>-          | mAdc |
| Input Current   |           | l <sub>in</sub> | 15                     | -                                 | ± 0.1                | -                                 | ±0.00001                                  | ± 0.1                | -                                 | ± 1.0                | μAdc |
| Input Capacitance<br>(V <sub>in</sub> = 0)  |           | C <sub>in</sub> | -                      | -                                 | -                    | -                                 | 5.0                                       | 7.5                  | -                                 | -                    | pF   |
| Quiescent Current<br>(Per Package)  |           | I <sub>DD</sub> | 5.0<br>10<br>15        | -<br>-<br>-                       | 5.0<br>10<br>20      | -<br>-<br>-                       | 0.005<br>0.010<br>0.015                   | 5.0<br>10<br>20      | -<br>-<br>-                       | 150<br>300<br>600    | μAdc |
| Total Supply Current (Note (Dynamic plus Quiesce Per Package) (C <sub>L</sub> = 50 pF on all outp buffers switching)                      | ent,      | Ι <sub>Τ</sub>  | 5.0<br>10<br>15        |                                   |                      | $I_T = (0$                        | .42 μA/kHz)<br>.85 μA/kHz)<br>.43 μA/kHz) | f + I <sub>DD</sub>  |                                   |                      | μAdc |

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25 °C.
 To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$ 

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts, f in kHz is input frequency, and k = 0.001.

## SWITCHING CHARACTERISTICS (Note 5) (C $_L$ = 50 pF, $T_A$ = 25 $^{\circ}C)$

| Characteristic   | Symbol                                 | V <sub>DD</sub><br>Vdc | Min               | Typ<br>(Note 6)    | Max                  | Unit |
|--|--|------------------------|-------------------|--------------------|----------------------|------|
| Output Rise and Fall Time $T_{TLH}, T_{THL} = (1.5 \text{ ns/pF}) \text{ C}_{L} + 25 \text{ ns} \\ T_{TLH}, T_{THL} = (0.75 \text{ ns/pF}) \text{ C}_{L} + 12.5 \text{ ns} \\ T_{TLH}, T_{THL} = (0.55 \text{ ns/pF}) \text{ C}_{L} + 9.5 \text{ ns} \\ \end{cases}$ | t <sub>TLH</sub> ,<br>t <sub>THL</sub> | 5.0<br>10<br>15        | -<br>-<br>-       | 100<br>50<br>40    | 200<br>100<br>80     | ns   |
| Propagation Delay Time Clock to Q1 $t_{PHL}, t_{PLH} = (1.7 \text{ ns/pF}) \text{ C}_{L} + 315 \text{ ns}$ $t_{PHL}, t_{PLH} = (0.66 \text{ ns/pF}) \text{ C}_{L} + 137 \text{ ns}$ $t_{PHL}, t_{PLH} = (0.5 \text{ ns/pF}) \text{ C}_{L} + 95 \text{ ns}$           | t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | 5.0<br>10<br>15        | -<br>-<br>-       | 260<br>115<br>80   | 520<br>230<br>160    | ns   |
| Clock to Q12 $t_{PHL}$ , $t_{PLH}$ = (1.7 ns/pF) $C_L$ + 2415 ns $t_{PHL}$ , $t_{PLH}$ = (0.66 ns/pF) $C_L$ + 867 ns $t_{PHL}$ , $t_{PLH}$ = (0.5 ns/pF) $C_L$ + 475 ns  |  | 5.0<br>10<br>15        | -<br>-<br>-       | 1625<br>720<br>500 | 3250<br>1440<br>1000 | ns   |
| Propagation Delay Time Reset to $Q_n$ $t_{PHL}$ = (1.7 ns/pF) $C_L$ + 485 ns $t_{PHL}$ = (0.86 ns/pF) $C_L$ + 182 ns $t_{PHL}$ = (0.5 ns/pF) $C_L$ + 145 ns  | <sup>t</sup> PHL                       | 5.0<br>10<br>15        |                   | 370<br>155<br>115  | 740<br>310<br>230    | ns   |
| Clock Pulse Width  | t <sub>WH</sub>                        | 5.0<br>10<br>15        | 385<br>150<br>115 | 140<br>55<br>38    | -<br>-<br>-          | ns   |
| Clock Pulse Frequency  | f <sub>cl</sub>                        | 5.0<br>10<br>15        | -<br>-<br>-       | 2.1<br>7.0<br>10.0 | 1.5<br>3.5<br>4.5    | MHz  |
| Clock Rise and Fall Time   | t <sub>TLH</sub> , t <sub>THL</sub>    | 5.0<br>10<br>15        |                   | No Limit           |                      | ns   |
| Reset Pulse Width  | t <sub>WH</sub>                        | 5.0<br>10<br>15        | 960<br>360<br>270 | 320<br>120<br>80   | -<br>-<br>-          | ns   |
| Reset Removal Time   | t <sub>rem</sub>                       | 5.0<br>10<br>15        | 130<br>50<br>30   | 65<br>25<br>15     | -<br>-<br>-          | ns   |

- 5. The formulas given are for the typical characteristics only at 25 °C.6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Power Dissipation Test Circuit and Waveform




Figure 2. Switching Time Test Circuit and Waveforms




Figure 3. Timing Diagram

#### **APPLICATIONS INFORMATION**

### TIME-BASE GENERATOR

A 60 Hz sinewave obtained through a 1.0 Megohm resistor connected directly to a standard 120 Vac power line is applied to the clock input of the MC14040B. By selecting

outputs Q5, Q10, Q11, and Q12 division by 3600 is accomplished. The MC14012B decodes the counter outputs, produces a single output pulse, and resets the binary counter. The resulting output frequency is 1.0 pulse/minute.





Figure 4. Time-Base Generator

## **PACKAGE DIMENSIONS**


PDIP-16 P SUFFIX PLASTIC DIP PACKAGE CASE 648-08 ISSUE T



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL.

|     | INC   | HES   | MILLIM   | IETERS |
|-----|-------|-------|----------|--------|
| DIM | MIN   | MAX   | MIN      | MAX    |
| Α   | 0.740 | 0.770 | 18.80    | 19.55  |
| В   | 0.250 | 0.270 | 6.35     | 6.85   |
| С   | 0.145 | 0.175 | 3.69     | 4.44   |
| D   | 0.015 | 0.021 | 0.39     | 0.53   |
| F   | 0.040 | 0.70  | 1.02     | 1.77   |
| G   | 0.100 | BSC   | 2.54     | BSC    |
| Н   | 0.050 | BSC   | 1.27 BSC |        |
| J   | 0.008 | 0.015 | 0.21     | 0.38   |
| K   | 0.110 | 0.130 | 2.80     | 3.30   |
| L   | 0.295 | 0.305 | 7.50     | 7.74   |
| М   | 0 °   | 10 °  | 0 °      | 10 °   |
| S   | 0.020 | 0.040 | 0.51     | 1.01   |

### SOIC-16 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751B-05 ISSUE K



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.


  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

|     | MILLIN | IETERS | INC       | HES   |
|-----|--------|--------|-----------|-------|
| DIM | MIN    | MAX    | MIN       | MAX   |
| Α   | 9.80   | 10.00  | 0.386     | 0.393 |
| В   | 3.80   | 4.00   | 0.150     | 0.157 |
| С   | 1.35   | 1.75   | 0.054     | 0.068 |
| D   | 0.35   | 0.49   | 0.014     | 0.019 |
| F   | 0.40   | 1.25   | 0.016     | 0.049 |
| G   | 1.27   | BSC    | 0.050 BSC |       |
| J   | 0.19   | 0.25   | 0.008     | 0.009 |
| K   | 0.10   | 0.25   | 0.004     | 0.009 |
| M   | 0 °    | 7°     | 0 °       | 7°    |
| P   | 5.80   | 6.20   | 0.229     | 0.244 |
| R   | 0.25   | 0.50   | 0.010     | 0.019 |

## **SOLDERING FOOTPRINT\***




DIMENSIONS: MILLIMETERS

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## **PACKAGE DIMENSIONS**

#### TSSOP-16 **DT SUFFIX** PLASTIC TSSOP PACKAGE CASE 948F-01 **ISSUE B**




- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
  6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

|     | MILLIM   | IETERS | INC   | HES   |
|-----|----------|--------|-------|-------|
| DIM | MIN      | MAX    | MIN   | MAX   |
| Α   | 4.90     | 5.10   | 0.193 | 0.200 |
| В   | 4.30     | 4.50   | 0.169 | 0.177 |
| С   |          | 1.20   |       | 0.047 |
| D   | 0.05     | 0.15   | 0.002 | 0.006 |
| F   | 0.50     | 0.75   | 0.020 | 0.030 |
| G   | 0.65     | BSC    | 0.026 | BSC   |
| Н   | 0.18     | 0.28   | 0.007 | 0.011 |
| J   | 0.09     | 0.20   | 0.004 | 0.008 |
| J1  | 0.09     | 0.16   | 0.004 | 0.006 |
| K   | 0.19     | 0.30   | 0.007 | 0.012 |
| K1  | 0.19     | 0.25   | 0.007 | 0.010 |
| L   | 6.40 BSC |        | 0.252 |       |
| М   | 0 °      | 8°     | 0 °   | 8 °   |


#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

### SOEIAJ-16 F SUFFIX PLASTIC EIAJ SOIC PACKAGE CASE 966-01 ISSUE A



#### NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
- CONTROLLING DIMENSION: MILLIMETER.
   DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH
- OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY
- 4. IEHMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.88 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

|                | MILLIMETERS |       | INC       | HES   |
|----------------|-------------|-------|-----------|-------|
| DIM            | MIN         | MAX   | MIN       | MAX   |
| Α              |             | 2.05  |           | 0.081 |
| A <sub>1</sub> | 0.05        | 0.20  | 0.002     | 0.008 |
| b              | 0.35        | 0.50  | 0.014     | 0.020 |
| C              | 0.10        | 0.20  | 0.007     | 0.011 |
| D              | 9.90        | 10.50 | 0.390     | 0.413 |
| Е              | 5.10        | 5.45  | 0.201     | 0.215 |
| е              | 1.27        | BSC   | 0.050 BSC |       |
| HE             | 7.40        | 8.20  | 0.291     | 0.323 |
| L              | 0.50        | 0.85  | 0.020     | 0.033 |
| LE             | 1.10        | 1.50  | 0.043     | 0.059 |
| M              | 0 °         | 10°   | 0 0       | 10 °  |
| ٥              | 0.70        | 0.90  | 0.028     | 0.035 |
| Z              |             | 0.78  |           | 0.031 |

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized see, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative