

M5M5257DP, J-12, -15, -20, -15L, -20L

262144-BIT (262144-WORD BY 1-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5257D is a family of 262144-word by 1-bit static RAMs, fabricated with the high-performance CMOS silicon-gate MOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

FEATURES

- Fast access time M5M5257DP, J-12 12ns(max)
M5M5257DP, J-15, -15L 15ns(max)
M5M5257DP, J-20, -20L 20ns(max)
- Low power dissipation Active 300mW(typ)
Stand-by (-12, -15, -20) 5mW(typ)
Stand-by(-15L, -20L) 50 μW(typ)
- Power down by \bar{S}
- Single 5V power supply
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- Easy memory expansion by chip-select (\bar{S}) input
- All address inputs are changeable with each other


APPLICATION

High-speed memory system

FUNCTION


A write operation is executed during the \bar{S} low, and \bar{W} low overlap time. In this period, address signals must be stable. When \bar{W} is low, the Q terminal is maintained in the high impedance state, so it is possible to connect D and Q terminals directly.

In a read operation, after setting \bar{W} to high, \bar{S} to low, and if the address signals are stable, the data is available at the Q terminal.



When \bar{S} is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Signal \bar{S} controls the power-down feature. When \bar{S} goes high, power dissipation is reduced extremely. The access time from \bar{S} is equivalent to the address access time.



MITSUBISHI LSIs
M5M5257DP, J-12, -15, -20, -15L, -20L

262144-BIT (262144-WORD BY 1-BIT) CMOS STATIC RAM

MODE SELECTION

S	W	Mode	Data input	Data output	Icc
H	X	Non selection	High-impedance	High-impedance	Stand-by
L	L	Write	Data input	High-impedance	Active
L	H	Read	High-impedance	Data output	Active

H:VIH L:VIL X:VIH or VIL

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	-3.5~7	V
Vi	Input voltage		-3.5~7	V
Vo	Output voltage		-3.5~7	V
Pd	Maximum power dissipation		1	W
Topr	Operating temperature		0 ~ 70	°C
Tstg(bias)	Storage temperature (bias)		-10 ~ 85	°C
Tstg	Storage temperature		-65 ~ 150	°C

* Pulse width ≤ 10ns, In case of DC: - 0.5V

ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
VIH	High - level input voltage		2.2		Vcc+0.3	V
VIL	Low - level input voltage		-0.5*		0.8	V
VOH	High - level output voltage	IOH = -4mA	2.4			V
VOL	Low - level output voltage	IOL = 8mA			0.4	V
II	Input current	VI = 0~Vcc			2	µA
IOZ	Off-state output current	VI(S) = VIH, Vo = 0~Vcc			10	µA
Icc1	Supply current from Vcc	VI(S) = VIL Output open	AC(12ns cycle)		140	mA
			AC(15ns cycle)		130	
			AC(20ns cycle)		120	
			DC	60	75	
Icc2	Stand-by current	VI(S) = VIH	AC(12ns cycle)		60	mA
			AC(15ns cycle)		50	
			AC(20ns cycle)		40	
			Other VI ≥ VIH or ≤ VIL		30	
Icc3	Stand-by current	VI(S) = Vcc - 0.2V Other VI ≤ 0.2V or VI ≥ Vcc - 0.2V	-12, -15, -20	1	10	mA
			-15L, -20L	10	100	

Note 1. Current flow into an IC is positive, out is negative.

* - 3.0V in case of AC (Pulse width ≤ 10ns)

CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
CI	Input capacitance	VI = GND, VI = 25mVrms, f=1MHz			5*	pF
CO	Output capacitance	Vo = GND, Vo = 25mVrms, f=1MHz			7*	pF

* CI, CO are periodically sampled and are not 100% tested.

MITSUBISHI LSIs
M5M5257DP, J-12, -15, -20, -15L, -20L

262144-BIT (262144-WORD BY 1-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc=5V±10%, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levels V_{IH} = 3.0V, V_{IL} = 0V
 Input rise and fall time 3ns
 Input timing reference levels V_{IH} = 1.5V, V_{IL} = 1.5V
 Output timing reference levels V_{OH} = 1.5V, V_{OL} = 1.5V
 Output loads Fig.1, Fig.2




Fig.1 Output load





Fig.2 Output load for t_{en}, t_{dis}

(2) READ CYCLE


Symbol	Parameter	Limits						Unit
		M5M5257D-12		M5M5257D-15,-15L		M5M5257D-20,-20L		
		Min	Max	Min	Max	Min	Max	
t _{CR}	Read cycle time	12		15		20		ns
t _{a(A)}	Address access time		12		15		20	ns
t _{a(S)}	Chip select access time		12		15		20	ns
t _{v(A)}	Data valid time after address change	3		3		3		ns
t _{en(S)}	Output enable time after \bar{S} low	3		3		3		ns
t _{dis(S)}	Output disable time after \bar{S} high	0	6	0	7	0	8	ns
t _{PU}	Power-up time after chip selection	0		0		0		ns
t _{PD}	Power-down time after chip deselection		12		15		20	ns

(3) TIMING DIAGRAMS FOR READ CYCLE

Read cycle 1 <W=H, S=L>



Read cycle 2 <W=H> (Note 2)



Note 2. Address valid prior to or coincident with \bar{S} transition low.
 Note 3. Transition is measured ±500mV from steady state voltage with specified loading in Figure 2.

MITSUBISHI LSIs
M5M5257DP, J-12, -15, -20, -15L, -20L


262144-BIT (262144-WORD BY 1-BIT) CMOS STATIC RAM

(4) WRITE CYCLE

Symbol	Parameter	Limits						Unit
		M5M5257D-12		M5M5257D-15, -15L		M5M5257D-20, -20L		
		Min	Max	Min	Max	Min	Max	
t _{cw}	Write cycle time	12		15		20		ns
t _{su(S)}	Chip select setup time	10		12		15		ns
t _{su(A)1}	Address setup time 1 (\overline{W} CONTROL)	0		0		0		ns
t _{su(A)2}	Address setup time 2 (\overline{S} CONTROL)	0		0		0		ns
t _{w(W)}	Write pulse width	10		12		15		ns
t _{rec(W)}	Write recovery time	0		0		0		ns
t _{su(D)}	Data setup time	6		7		8		ns
t _{h(D)}	Data hold time	0		0		0		ns
t _{dis(W)}	Output disable time after \overline{W} low	0	6	0	7	0	8	ns
t _{en(W)}	Output enable time after \overline{W} high	0		0		0		ns
t _{su(A-\overline{W}H)}	Address to \overline{W} high	10		12		15		ns

(5) TIMING DIAGRAMS FOR WRITE CYCLE

Write cycle 1 (\overline{W} control mode)




Note 4. Hatching indicates the state is don't care.

MITSUBISHI LSIs
M5M5257DP, J-12,-15,-20,-15L,-20L

262144-BIT (262144-WORD BY 1-BIT) CMOS STATIC RAM

Write cycle 2 (\bar{S} control mode)




Note 5. When the falling edge of \bar{W} is simultaneous or prior to the falling edge of \bar{S} , the output is maintained in the high impedance.
 Note 6. t_{en}, t_{dis} are periodically sampled and are not 100% tested.

POWER DOWN CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{cc(PD)}$	Power down supply voltage		2			V
$V_I(\bar{S})$	Chip select input voltage	$V_I(\bar{S}) \geq V_{cc} - 0.2V$	$V_{cc} - 0.2$			V
$t_{su(PD)}$	Power down setup time	$V_I \geq V_{cc} - 0.2V$ or $0V \leq V_I \leq 0.2V$	0			ns
$t_{rec(PD)}$	Power down recovery time		-15L -20L	15 20		ns
$I_{CC(PD)}$	Power down supply current	$V_{cc} = 3.0V$			50	μA

Note 7. This is only M5M5257DP, J-15L,-20L

TIMING WAVEFORM FOR POWER DOWN



6249825 0029588 925

