

M5M5257CP,J-15,-20,-25,-35, -20L,-25L,-35L

262144-BIT (262144-WORD BY 1-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5257C is a family of 262144-word by 1-bit static RAMs, fabricated with the high-performance CMOS silicongate MOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

FEATURES


- Fast access time M5M5257CP,J-15..... 15ns(max)
M5M5257CP,J-20,20L..... 20ns(max)
M5M5257CP,J-25,25L..... 25ns(max)
M5M5257CP,J-35,35L..... 35ns(max)
- Low power dissipation
 - Active..... 300mW(typ)
 - Stand by(-15,20,25,35) 5mW(typ)
 - Stand by(-20L,25L,35L) ... 50 μ W(typ)
- Power down by \bar{S}
- Single 5V power supply
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- Easy memory expansion by chip-select (\bar{S}) input
- All address inputs are changeable with each other

APPLICATION

High-speed memory systems

FUNCTION

A write operation is executed during the \bar{S} low and \bar{W} low overlap time. In this period, address signals must be stable. When \bar{W} is low, the Q terminal is maintained in the high impedance state, so it is possible to connect D and Q


PIN CONFIGURATION (TOP VIEW)

terminals directly.

In a read operation, after setting \bar{W} to high, \bar{S} to low if the address signals are stable, the data is available at the Q terminal.

When \bar{S} is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Signal \bar{S} controls the power-down feature. When \bar{S} goes high, power dissipation is reduced extremely. The access time from \bar{S} is equivalent to the address access time.

BLOCK DIAGRAM

M5M5257CP,J-15,-20,-25,-35,-20L,-25L,-35L

262144-BIT (262144-WORD BY 1-BIT) CMOS STATIC RAM

MODE SELECTION

S	W	Mode	Data input	Data output	Icc
H	X	Non selection	High-impedance	High-impedance	Stand by
L	L	Write	Din	High-impedance	Active
L	H	Read	High-impedance	Dout	Active

H : VIH L : VIL X : VIL or VIH

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	-3.5 * ~ 7	V
Vi	Input voltage		-3.5 * ~ 7	V
Vo	Output voltage		-3.5 * ~ 7	V
Pd	Maximum power dissipation		1	W
T _{opr}	Operating temperature		0 ~ 70	°C
T _{stg(bias)}	Storage temperature(bias)		-10 ~ 85	°C
T _{stg}	Storage temperature		-65 ~ 150	°C

* Pulse width ≤ 10ns, In case of DC : -0.5V

DC ELECTRICAL CHARACTERISTICS (Ta = 0 ~ 70 °C, Vcc = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
VIH	High-level input voltage		2.2		Vcc+0.3	V
VIL	Low-level input voltage		-0.5 *		0.8	V
VOH	High-level output voltage	I _{OH} = -4mA	2.4			V
VOL	Low-level output voltage	I _{OL} = 8mA			0.4	V
I _i	Input current	V _i = 0 ~ Vcc			2	μA
I _{loz}	Off-state output current	V _{i(S)} = VIH, V _o = 0 ~ Vcc			10	μA
I _{cc1}	Supply current from Vcc	V _{i(S)} = V _{IL} Output open	AC(15ns cycle)		130	mA
			AC(20,25,35ns cycle)		120	
			DC	60	75	
I _{cc2}	Stand by current	V _{i(S)} = VIH	AC(15ns cycle)		50	mA
			AC(20,25,35ns cycle)		40	
			Other V _i ≥ VIH or ≤ VIL		30	
I _{cc3}	Stand by current	V _{i(S)} = Vcc - 0.2V Other V _i ≤ 0.2V or V _i ≥ Vcc - 0.2V	-15, 20, 25, 35		1	mA
			-20L, -25L, -35L		10	
					100	μA

Note 1. Current flow into an IC is positive, out is negative.

* -3.0V in case of AC (Pulse width ≤ 10ns)

CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _i	Input capacitance	V _i = GND, V _i = 25mVrms, f = 1MHz			5	pF
C _o	Output capacitance	V _o = GND, V _o = 25mVrms, f = 1MHz			7	pF

* C_i, C_o are periodically sampled and are not 100% tested.**AC ELECTRICAL CHARACTERISTICS** (Ta = 0 ~ 70 °C, Vcc = 5V ± 10%, unless otherwise noted)**(1) MEASUREMENT CONDITIONS**

- Input pulse levels VIH = 3V, VIL = 0V
 Input rise and fall time 3ns
 Input timing reference levels VIH = VIL = 1.5V
 Output timing reference levels VOH = VOL = 1.5V
 Output loads Fig.1, Fig.2




Fig.1 Output load


Fig. 2 Output load for t_{an}, t_{dis}

M5M5257CP,J-15,-20,-25,-35,-20L,-25L,-35L


262144-BIT (262144-WORD BY 1-BIT) CMOS STATIC RAM

(2) READ CYCLE

Symbol	Parameter	Limits								Unit	
		M5M5257C-15		M5M5257C-20,-20L		M5M5257C-25,-25L		M5M5257C-35,-35L			
		Min	Max	Min	Max	Min	Max	Min	Max		
tCR	Read cycle time	15		20		25		35		ns	
ta(A)	Address access time		15		20		25		35	ns	
ta(S)	Chip select access time		15		20		25		35	ns	
tv(A)	Data valid time after addresses	3		3		5		5		ns	
ten(S)	Output enable time after \bar{S} low	3		3		5		5		ns	
tdis(S)	Output disable time after \bar{S} high	0	7	0	8	0	10	0	10	ns	
tPU	Power-up time after chip selection	0		0		0		0		ns	
tpD	Power-down time after chip deselection		15		20		25		35	ns	

(3) TIMING DIAGRAMS FOR READ CYCLE**Read cycle 1**

$\bar{S} = L$
 $\bar{W} = H$

Read cycle 2 (Note 2)

$\bar{W} = H$

Note 2. Addresses valid prior to or coincident with \bar{S} transition low.
3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure2.


M5M5257CP,J-15,-20,-25,-35,-20L,-25L,-35L


262144-BIT (262144-WORD BY 1-BIT) CMOS STATIC RAM

(4) WRITE CYCLE

Symbol	Parameter	Limits								Unit
		M5M5257C-15		M5M5257C-20,-20L		M5M5257C-25,-25L		M5M5257C-35,-35L		
		Min	Max	Min	Max	Min	Max	Min	Max	
tcw	Write cycle time	15		20		25		35		ns
tsu(S)	Chip select setup time	12		15		20		30		ns
tsu(A) ₁	Address setup time 1(W CONTROL)	0		0		0		0		ns
tsu(A) ₂	Address setup time 2(S CONTROL)	0		0		0		0		ns
tw(W)	Write pulse width	12		15		20		25		ns
trec(W)	Write recovery time	0		0		0		0		ns
tsu(D)	Data setup time	7		8		10		15		ns
th(D)	Data hold time	0		0		0		0		ns
tdis(W)	Output disable time after W low	0	7	0	8	0	10	0	10	ns
ten(W)	Output enable time after W high	0		0		0		0		ns
tsu(A-WH)	Address to W high	12		15		20		30		ns

\$

(5) TIMING DIAGRAMS FOR WRITE CYCLE**Write cycle 1 (\bar{W} control mode)**

M5M5257CP,J-15,-20,-25,-35,-20L,-25L,-35L**262144-BIT (262144-WORD BY 1-BIT) CMOS STATIC RAM****Write cycle 2 (\bar{S} control mode)**

Note 4. Hatching indicates the state is don't care.

5. When the falling edge of W is simultaneous or prior to the falling edge of S, the output is maintained in the high impedance.

6. ten, tdis are periodically sampled and are not 100% tested.

POWER DOWN CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{cc(PD)}$	Power down supply voltage		2			V
$V_i(\bar{S})$	Chip select input voltage		$V_{cc} - 0.2$			V
$t_{su(PD)}$	Power down setup time	$V_i(\bar{S}) \geq V_{cc} - 0.2V$ $V_i \geq V_{cc} - 0.2V$ or $0V \leq V_i \leq 0.2V$	0			ns
$t_{rec(PD)}$	Power down recovery time		-20L	20		ns
			-25L	25		
			-35L	35		
$I_{cc(PD)}$	Power down supply current	$V_{cc} = 3.0V$ $V_{cc} = 5.5V$			50	μA
					100	

Note 6. This is only M5M5257CP,J-20L,25L,35L.

TIMING WAVEFORM FOR POWER DOWN