

CMOS 512K (64K x 8) FLASH MEMORY

- FAST ACCESS TIME: 100ns
- LOW POWER CONSUMPTION
 - Standby Current: 200µA Max
- 10,000 ERASE/PROGRAM CYCLES
- 12V PROGRAMMING VOLTAGE
- TYPICAL BYTE PROGRAMMING TIME 10µs (PRESTO F ALGORITHM)
- ELECTRICAL CHIP ERASE IN 1s RANGE
- INTEGRATED ERASE/PROGRAM-STOP TIMER




Figure 1. Logic Diagram


DESCRIPTION

The M28F512 FLASH MEMORY is a non-volatile memory which may be erased electrically at the chip level and programmed byte-by-byte. It is organised as 64K bytes of 8 bits. It uses a command register architecture to select the operating modes and thus provides a simple microprocessor interface. The M28F512 FLASH MEMORY is suitable for applications where the memory has to be reprogrammed in the equipment. The access time of 100ns makes the device suitable for use in high speed microprocessor systems.

Table 1. Signal Names


A0 - A15	Address Inputs
DQ0 - DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
w	Write Enable
V _{PP}	Program Supply
Vcc	Supply Voltage
V _{SS}	Ground

Figure 2A. DIP Pin Connections



Warning: NC = No Connection

Figure 2B. LCC Pin Connections



Warning: NC = No Connection

Table 2. Absolute Maximum Ratings

Symbol	Parameter		Value		
TA	Ambient Operating Temperature	grade 1 grade 3 grade 6	0 to 70 -40 to 125 -40 to 85	°C	
T_{STG}	Storage Temperature		-65 to 150	°C	
V _{IO}	Input or Output Voltages		-0.6 to 7	V	
Vcc	Supply Voltage		-0.6 to 7	V	
V _{A9}	A9 Voltage		-0.6 to 13.5	V	
V _{PP}	Program Supply Voltage, during Erase or Programming		-0.6 to 14	V	

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

DEVICE OPERATION

The M28F512 FLASH MEMORY employs a technology similar to a 512K EPROM but adds to the device functionality by providing electrical erasure and programming. These functions are managed by a command register. The functions that are addressed via the command register depend on the voltage applied to the VPP, program voltage, input. When VPP is less than or equal to 6.5V, the

command register is disabled and M28F512 functions as a read only memory providing operating modes similar to an EPROM (Read, Output Disable, Electronic Signature Read and Standby). When VPP is raised to 12V the command register is enabled and this provides, in addition, Erase and Program operations.

READ ONLY MODES, $V_{PP} \le 6.5V$

For all Read Only Modes, except Standby Mode, the Write Enable input \overline{W} should be High. In the Standby Mode this input is 'don't care'.

Read Mode. The M28F512 has two enable inputs, $\overline{\mathbb{E}}$ and $\overline{\mathbb{G}}$, both of which must be Low in order to output data from the memory. The Chip Enable $(\overline{\mathbb{E}})$ is the power control and should be used for device selection. Output Enable $(\overline{\mathbb{G}})$ is the output control and should be used to gate data on to the output, independant of the device selection.

Standby Mode. In the Standby Mode the maximum supply current is reduced from 30mA to $200\mu A$. The device is placed in the Standby Mode by applying a High to the Chip Enable (\overline{E}) input. When in the Standby Mode the outputs are in a high impedance state, independant of the Output Enable (\overline{G}) input.

Output Disable Mode. When the Output Enable (\overline{G}) is High the outputs are in a high impedance state.

Electronic Signature Mode. This mode allows the read out of two binary codes from the device which identify the manufacturer and device type. This mode is intended for use by programming equipment to automatically select the correct erase and programming algorithms. The Electronic Signature Mode is active when a high voltage (11.5V to 13V) is applied to address line A9 with E and G Low. With A0 Low the output data is the manufacturer code, when A0 is High the output is the device type code. All other address lines should be maintained Low while reading the codes.

READ/WRITE MODES, $11.4V \le V_{PP} \le 12.6V$

When VPP is High both read and write operations may be performed. These are defined by the contents of an internal command register. Commands may be written to this register to set-up and execute, Erase, Erase Verify, Program, Program Verify and Reset modes. Each of these modes needs 2 cycles. Every mode starts with a write operation to set-up the command, this is followed by either read or write operations. The device expects the first cycle to be a write operation and does not corrupt data at any location in memory. Read mode is set-up with one cycle only and may be followed by any number of read operations to output data. Electronic Signature Read mode is set-up with one cycle and followed by a read cycle to output the manufacturer or device codes.

Awrite to the command register is made by bringing \overline{W} Low while \overline{E} is Low. The falling edge of \overline{W} latches Addresses, while the rising edge latches Data, which are used for those commands that require address inputs, command input or provide data output.

When the device is powered up and when V_{PP} is \leq 6.5V the contents of the command register default to 00h, thus automatically setting-up Read operations. In addition a specific command may be used to set the command register to 00h for reading the memory.

The system designer may chose to provide a constant high V_{PP} and use the register commands for all operations, or to switch the V_{PP} from low to high only when needing to erase or program the memory. All command register access is inhibited when

Table 3. Operations (1)

	V PP	Operation	Ē	G	w	A 9	DQ0 - DQ7
Read Only	V _{PPL}	Read	V _{IL}	VIL	V⊪	A 9	Data Output
		Output Disable	VIL	V _{IH}	V ^{III}	X	Hi-Z
		Standby	V _{IH}	X	X	Х	Hi-Z
		Electronic Signature	V _{IL}	V _{IL}	V _{IH}	V _{ID}	Codes
Read/Write (2)	V _{PPH}	Read	V _{IL}	VIL	V _{IH}	A 9	Data Output
		Write	V _{IL}	V _{IH}	V _{IL} Pulse	A 9	Data Input
		Output Disable	V _{IL}	V _{IH}	V _{IH}	Х	Hi-Z
		Standby	V _{IH}	х	X	Х	Hi-Z

Note: 1. $X = V_{IL}$ or V_{IH}

2. Refer also to the Command Table

Table 4. Electronic Signature

Identifier	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	VIH	0	0	0	0	0	0	1	0	02h

Table 5. Commands (1)

Command Read Electronic Signature Setup Erase/ Erase Erase Verify Setup Program/ Program	Cycles		1st Cycle		2nd Cycle				
Communa	Oyeles	Operation	A0-A15	DQ0-DQ7	Operation	A0-A15	DQ0-DQ7		
Read	1	Write	Х	00h					
	2	Write	X	90h	Read	0000h	20h		
Signature	_	VVIILE	^	3011	Read	0001h	02h		
Setup Erase/	2	Write	Х	20h					
Erase					Write	Х	20h		
Erase Verify	2	Write	A0-A15	0A0h	Read	Х	Data Output		
Setup Program/	2	Write	Х	40h					
Program	_				Write	A0-A15	Data Input		
Program Verify	2	Write	Х	0C0h	Read	Х	Data Output		
Reset	2	Write	Х	0FFh	Write	Х	0FFh		

Note: 1. X = V_{IL} or V_{IH}

READ/WRITE MODES (cont'd)

Vcc falls below the Erase/Write Lockout Voltage (VLKO) of 2.5V.

If the device is deselected during Erasure, Programming or Verification it will draw active supply currents until the operations are terminated.

The device is protected against stress caused by long erase or program times. If the end of Erase or Programming operations are not terminated by a Verify cycle within a maximum time permitted, an internal stop timer automatically stops the operation. The device remains in an inactive state, ready to start a Verify or Reset Mode operation.

Read Mode. The Read Mode is the default at power up or may be set-up by writing 00h to the command register. Subsequent read operations output data from the memory. The memory remains in the Read Mode until a new command is written to the command register.

Electronic Signature Mode. In order to select the correct erase and programming algorithms for onboard programming, the manufacturer and devices code may be read directly. It is not neccessary to apply a high voltage to A9 when using the command register. The Electronic Signature Mode is set-up by writing 90h to the command register. The following read cycle, with address inputs 0000h or 0001h, output the manufacturer or device type codes. The command is terminated by writing another valid command to the command register (for example Reset).

Erase and Erase Verify Modes. The memory is erased by first Programming all bytes to 00h, the Erase command then erases them to 0FFh. The Erase Verify command is then used to read the memory byte-by-byte for a content of 0FFh.

The Erase Mode is set-up by writing 20h to the command register. The write cycle is then repeated to start the erase operation. Erasure starts on the rising edge of \overline{W} during this second cycle. Erase is

READ/WRITE MODES (cont'd)

followed by an Erase Verify which reads an addressed byte.

Erase Verify Mode is set-up by writing 0A0h to the command register and at the same time supplying the address of the byte to be verified. The rising edge of \overline{W} during the set-up of the first Erase Verify Mode stops the Erase operation. The following read cycle is made with an internally generated margin voltage applied, reading 0FFh indicates that all bits of the addressed byte are fully erased. The whole contents of the memory are verified by repeating the Erase Verify Operation, first writing the set-up code 0A0h with the address of the byte to be verified and then reading the byte contents in a second read cycle.

As the Erase algorithm flow chart shows, when the data read during Erase Verify is not 0FFh, another Erase operation is performed and verification continues from the address of the last verified byte. The command is terminated by writing another valid command to the command register (for example Program or Reset).

Program and Program Verify Modes. The Program Mode is set-up by writing 40h to the command register. This is followed by a second write cycle which latches the address and data of the byte to be programmed. The rising edge of \overline{W} during this secind cycle starts the programming operation. Programming is followed by a Program Verify of the data written.

Program Verify Mode is set-up by writing 0C0h to the command register. The rising edge of \overline{W} during the set-up of the Program Verify Mode stops the Programming operation. The following read cycle, of the address already latched during programming, is made with an internally generated margin voltage applied, reading valid data indicates that all bits have been programmed.

Reset Mode. This command is used to safely abort Erase or Program Modes. The Reset Mode is set-up and performed by writing twice 0FFh to the command register. The command should be followed by writing a valid command to the the command register (for example Read).

AC MEASUREMENT CONDITIONS

Input Rise and Fall Times

≤ 10ns

Input Pulse Voltages

0.45V to 2.4V

Input and Output Timing Ref. Voltages

0.8V to 2V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms




Figure 4. AC Testing Load Circuit




Table 6. Capacitance (T_A = 25 °C, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
CIN	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		12	pF

Note: this parameter is sampled only and not tested 100%

Table 7. DC Characteristics

 $(T_A = 0 \text{ to } 70 \, ^{\circ}\text{C}, -40 \text{ to } 85 \, ^{\circ}\text{C} \text{ or } -40 \text{ to } 125 \, ^{\circ}\text{C}; V_{CC} = 5V \pm 10\%)$

Symbol	Parameter	Test Condition	Min	Max	Unit
<u>lu</u>	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μА
ILO	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±10	μА
Icc	Supply Current (Read)	$\widetilde{E} = V_{JL}$, $f = 6MHz$		30	mA
loc ₁	Supply Current (Standby) TTL	$\overline{E} = V_IH$		1	mA
	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		200	μА
I _{CC2} (1)	Supply Current (Programming)	During Programming		10	mA
Iссз ⁽¹⁾	Supply Current (Program Verify)	During Verify		30	mA
ICC4 (1)	Supply Current (Erase)	During Erasure		15	mA
lcc5 ⁽¹⁾	Supply Current (Erase Verify)	During Erase Verify		30	mA
ILPP	Program Leakage Current	V _{PP} ≤ V _{CC}		±100	μА
l _{PP}	Program Current (Read or	V _{PP} > V _{CC}		200	μА
	Standby)	$V_{PP} \leq V_{CC}$		±100	μА
I _{PP1} ⁽¹⁾	Program Current (Programming)	V _{PP} = V _{PPH} , During Programming		30	mA
I _{PP2} ⁽¹⁾	Program Current (Program Verify)	V _{PP} = V _{PPH} , During Verify		5	mA
I _{PP3} ⁽¹⁾	Program Current (Erase)	V _{PP} = V _{PPH} , During Erase		30	mA
I _{PP4} ⁽¹⁾	Program Current (Erase Verify)	V _{PP} = V _{PPH} , During Erase Verify		5	mA
V _{IL}	Input Low Voltage		-0.5	0.8	V
VIH	Input High Voltage TTL		2	V _{CC} + 0.5	٧
	Input High Voltage CMOS		0.7 V _{CC}	V _{CC} + 0.5	٧
VOL	Output Low Voltage	I _{OL} = 5.8mA (grade 1)		0.45	V
- 02	- Tollago	I _{OL} = 2.1mA (grade 3 & 6)		0.45	٧
		I _{OH} = -100μA	4.1		٧
V_{OH}	Output High Voltage CMOS	I _{OH} = -1mA	V _{CC} -0.8		٧
		I _{OH} = -2.5mA (grade 1)	V _{CC} -0.8		٧
	Output High Voltage TTL	I _{OH} = -2.5mA	2.4		٧
V _{PPL}	Program Voltage (Read Operations)		0	6.5	٧
V _{PPH}	Program Voltage (Read/Write Operations)		11.4	12.6	٧
V _{ID}	A9 Voltage (Electronic Signature)		11.5	13	V
I _{ID} (1)	A9 Current (Electronic Signature)	A9 = V _{ID}		200	μА
V _{LKO}	Supply Voltage, Erase/Program Lock-out		2.5		v

Note: 1. Not 100% Tested. Characterisation Data available.

Table 8A. Read Only Mode AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C}, -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 10\%; 0V \le V_{PP} \le 6.5V)$

					M28	F512		
Symbol	Alt	Parameter	Test Condition	-1	0	-1	2	Unit
				Min	Max	Min	Max	
tavav	t _{RC}	Read Cycle Time	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	100		120		ns
tavov	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		100		120	ns
t _{ELQX} (1)	t _{LZ}	Chip Enable Low to Output Transition	G = V _{IL}	0		0		ns
telav	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		100		120	ns
t _{GLQX} (1)	toLZ	Output Enable Low to Output Transition	E = V _{IL}	0		0		ns
tGLQV	toE	Output Enable Low to Output Valid	E = V _{IL}		45		50	ns
t _{EHQZ} (1)		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	40	0	40	ns
t _{GHQZ} (1)	t _{DF}	Output Enable High to Output Hi-Z	E = VIL	0	30	0	30	ns
taxqx	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		ns

Note: 1. Sampled only, not 100% tested

Table 8B. Read Only Mode AC Characteristics ((TA = 0 to 70 °C, -40 to 85 °C, -40 to 125 °C; V_{CC} = 5V \pm 10%; 0V \leq V_{PP} \leq 6.5V)

					M28	F512		
Symbol	Alt	Parameter	Test Condition	-1	15	-2	20	Unit
				Min	Max	Min	Max]
tavav	t _{RC}	Read Cycle Time	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	150		200		ns
tavqv	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		150		200	ns
t _{ELQX} (1)	t _{LZ}	Chip Enable Low to Output Transition	G = V _{IL}	0		0		ns
t _{ELQV}	tce	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		150		200	ns
t _{GLQX} (1)	toLz	Output Enable Low to Output Transition	E = V _{IL}	0		0		ns
t _{GLQV}	toe	Output Enable Low to Output Valid	E = V _{IL}		55		60	ns
t _{EHQZ} (1)		Chip Enable High to Output Hi-Z	G = V _{IL}	0	55	0	60	ns
t _{GHQZ} (1)	tor	Output Enable High to Output Hi-Z	E = V _{IL}	0	35	0	40	ns
taxox	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0	=	0		ns

Note: 1. Sampled only, not 100% tested

Figure 5. Read Mode AC Waveforms




Figure 6. Read Command Waveforms




Figure 7. Electronic Signature Command Waveforms




Table 9A. Read/Write Mode AC Characteristics - \overline{W} and \overline{E} Controlled (TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 5% or 5V \pm 10%)

			M28F		F512		
Symbol	Alt	Parameter		10	-1	12	Unit
			Min	Max	Min	Max	
tvphel		V _{PP} High to Chip Enable Low	1		1		μs
t _{VPHWL}		V _{PP} High to Write Enable Low	_ 1		1		μs
twнwнз	two	Write Cycle Time	100		120		ns
t _{AVWL}	tas	Address Valid to Write Enable Low	0		0		ns
tavel		Address Valid to Chip Enable Low	0		0		ns
twlax	tah	Write Enable Low to Address Transition	60		60		ns
tELAX		Chip Enable Low to Address Transition	80		80		ns
telwil	tcs	Chip Enable Low to Write Enable Low	20		20		ns
twlel		Write Enable Low to Chip Enable Low	0		0		ns
t _{GHWL}		Output Enable High to Write Enable Low	0		0		μs
tghel		Output Enable High to Chip Enable Low	0		0		μs
tovwh	t _{DS}	Input Valid to Write Enable High	50		50		ns
toveh		Input Valid to Chip Enable High	50		50		ns
twLWH	twp	Write Enable Low to Write Enable High (Write Pulse)	60		60		ns
telen		Chip Enable Low to Chip Enable High (Write Pulse)	70		70		ns
twHDX	t _{DH}	Write Enable High to Input Transition	10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		ns
twhwh1		Duration of Program Operation	9.5		9.5		μs
t _{EHEH1}		Duration of Program Operation	9.5		9.5		μs
twhwh2		Duration of Erase Operation	9.5		9.5		ms
twheh	t _{CH}	Write Enable High to Chip Enable High	0		0		ns
t _{EHWH}		Chip Enable High to Write Enable High	0		0		ns
twHwL	twph	Write Enable High to Write Enable Low	20		20		ns
tehel		Chip Enable High to Chip Enable Low	20		20		ns
twHGL		Write Enable High to Output Enable Low	6		6		μs
t _{EHGL}		Chip Enable High to Output Enable Low	6		6		μs
tavav	tacc	Addess Valid to data Output		100		120	ns
t _{ELQX} (1)	tız	Chip Enable Low to Output Transition	0	-	0		ns
telav	t _{CE}	Chip Enable Low to Output Valid		100		120	ns
t _{GLQX} (1)	tolz	Output Enable Low to Output Transition	0		0		ns
t _{GLQV}	toE	Output Enable Low to Output Valid		45		50	ns
t _{EHQZ} (1)		Chip Enable High to Output Hi-Z		40		50	ns
t _{GHQZ} (1)	t _{DF}	Output Enable High to Output Hi-Z		30		30	ns
taxox	tон	Address Transition to Output Transition	0		0		ns

Notes: 1. Sampled only, not 100% tested
2. A Write is enabled by a valid combination of Chip Enable (E) and Write Enable (W). When Write is controlled by Chip Enable (with a Chip Enable pulse width smaller than Write Enable), all timings should be measured relative to Chip Enable waveform.


Table 9B. Read/Write Mode AC Characteristics - \overline{W} and \overline{E} Controlled (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 5% or 5V \pm 10%)

				M28	F512		
Symbol	Alt	Parameter		15	-2	20	Unit
			Min	Max	Min	Max	
tvphel		V _{PP} High to Chip Enable Low	1		1		μs
tvphwL		V _{PP} High to Write Enable Low	1		1		μs
twnw43	twc	Write Cycle Time	150		200		ns
tavwl	tas	Address Valid to Write Enable Low	0		0	-	ns
tavel		Address Valid to Chip Enable Low	0		0		ns
twLAX	taH	Write Enable Low to Address Transition	60		60		ns
t _{ELAX}		Chip Enable Low to Address Transition	80		80		ns
telwl	tcs	Chip Enable Low to Write Enable Low	20		20		ns
twlEL		Write Enable Low to Chip Enable Low	0		0		ns
tghwL		Output Enable High to Write Enable Low	0		0		μs
t _{GHEL}		Output Enable High to Chip Enable Low	0		0	,	μs
tovwh	tos	Input Valid to Write Enable High	50		50		ns
toveh		Input Valid to Chip Enable High	50		50		ns
twLwH	twp	Write Enable Low to Write Enable High (Write Pulse)	60		60		ns
teleh		Chip Enable Low to Chip Enable High (Write Pulse)	70		70		ns
tw _{HDX}	t _{DH}	Write Enable High to Input Transition	10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		ns
twHwH1		Duration of Program Operation	9.5		9.5		μs
t _{EHEH1}		Duration of Program Operation	9.5		9.5		μs
twHWH2		Duration of Erase Operation	9.5		9.5		ms
twhen	tcH	Write Enable High to Chip Enable High	0		0		ns
tehwh		Chip Enable High to Write Enable High	0		0		ns
twHwL	twph	Write Enable High to Write Enable Low	20		20		ns
tehel		Chip Enable High to Chip Enable Low	20		20		ns
twhgl		Write Enable High to Output Enable Low	6		6		μs
tengl		Chip Enable High to Output Enable Low	6		6		μs
tavav	tacc	Addess Valid to data Output		150		200	ns
t _{ELQX} (1)	tız	Chip Enable Low to Output Transition	0		0		ns
telov	t _{CE}	Chip Enable Low to Output Valid		150		200	ns
t _{GLQX} (1)	toLZ	Output Enable Low to Output Transition	0		0		пѕ
t _{GLQV}	toe	Output Enable Low to Output Valid		55		60	пѕ
t _{EHQZ} (1)		Chip Enable High to Output Hi-Z		55		60	лѕ
t _{GHOZ} (1)	t _{DF}	Output Enable High to Output Hi-Z		35		40	ns
taxox	tон	Address Transition to Output Transition	0		0		ns

Notes: 1. Sampled only, not 100% tested

^{2.} A Write is enabled by a valid combination of Chip Enable (E) and Write Enable (W). When Write is controlled by Chip Enable (with a Chip Enable pulse width smaller than Write Enable), all timings should be measured relative to Chip Enable waveform.

Figure 8. Erase Set-up and Erase Verify Commands Waveforms



VA00555 - tGHQZ 9 tGLQV DATA tELQV COMMAND · PROGRAM -A- PROGRAM OPERATION --**EWLWH** tELM. ADDRESS AND — DATA LATCH tM_WH INTERIOR VALID MINI tELWL twHWL A-- PROGRAM SET-UP tW_MH T tVPHEL → DQ0-DQ7 A0-A15 <u>۲</u> |≩ ш ß

Figure 9. Program Set-up and Program Verify Commands Waveforms - $\overline{\mathbf{W}}$ Controlled

Figure 10. Program Set-up and Program Verify Commands Waveforms - E Controlled





Figure 11. Erasing Flowchart




Limit: 1000 at grades 1 & 6; 6000 at grade 3.

PRESTO F ERASE ALGORITHM

The PRESTO F Erase Algorithm guarantees that the device will be erased in a reliable way. The algorithm first programms all bytes to 00h in order to ensure uniform erasure. The programming follows the Presto F Programming Algorithm (see below). Erase is set-up by writing 20h to the command register, the erasure is started by repeating this write cycle. Erase Verify is set-up by writing 0A0h to the command register together with the address of the byte to be verified. The subsequent read cycle reads the data which is compared to 0FFh. Erase Verify begins at address 0000h and continues to the last address or until the comparison of the data to 0FFh fails. If this occurs, the address of the last byte checked is stored and a new Erase operation performed. Erase Verify then continues from the address of the stored location.


Figure 12. Programming Flowchart



PRESTO F PROGRAM ALGORITHM

The PRESTO F Programming Algorithm applies a series of 10µs programming pulses to a byte until a correct verify occurs. Up to 25 programming operations are allowed for one byte. Program is set-up by writing 40h to the command register, the programming is started after the next write cycle which also latches the address and data to be programmed. Program Verify is set-up by writing 0C0h to the command register, followed by a read cycle and a compare of the data read to the data expected. During Program and Program Verify operations a MARGIN MODE circuit is activated to guarantee that the cell is programmed with a safety margin.

ORDERING INFORMATION



For a list of available options of Speed, $V_{\rm CC}$ Tolerance, Package and Temperature Range, refer to the Selector Guide in this Data Book or to the current Memory Shortform Catalogue.

For further information on any aspect of this device, please contact our Sales Office nearest you.