

# M24C16, M24C08 M24C04, M24C02, M24C01

## 16/8/4/2/1 Kbit Serial I<sup>2</sup>C Bus EEPROM

- Two Wire I<sup>2</sup>C Serial Interface Supports 400 kHz Protocol
- Single Supply Voltage:
  - 4.5V to 5.5V for M24Cxx
  - 2.5V to 5.5V for M24Cxx-W
  - 1.8V to 3.6V for M24Cxx-R
- Hardware Write Control
- BYTE and PAGE WRITE (up to 16 Bytes)
- RANDOM and SEQUENTIAL READ Modes
- Self-Timed Programming Cycle
- Automatic Address Incrementing
- Enhanced ESD/Latch-Up Behavior
- 1 Million Erase/Write Cycles (minimum)
- 40 Year Data Retention (minimum)

#### **DESCRIPTION**

These I<sup>2</sup>C-compatible electrically erasable programmable memory (EEPROM) devices are organized as 2048/1024/512/256/128 x 8 bit (M24C16, M24C08, M24C04, M24C02, M24C01), and operate with a power supply down to 2.5 V (for the -W version of each device), and down to 1.8 V (for the -R version of each device).

The M24C16, M24C08, M24C04, M24C02, M24C01 are available in Plastic Dual-in-Line, Plastic Small Outline and Thin Shrink Small Outline packages. The M24C16-R is also available in a chip-scale (SBGA) package.

**Table 1. Signal Names** 

E0, E1, E2	Chip Enable Inputs
SDA	Serial Data/Address Input/ Output
SCL	Serial Clock
WC	Write Control
Vcc	Supply Voltage
V <sub>SS</sub>	Ground






Figure 1. Logic Diagram




May 2000 1/20

Figure 2A. DIP Connections




Note: 1. NC = Not Connected

Figure 2B. SO Connections



Note: 1. NC = Not Connected

Figure 2C. Standard-TSSOP Connections



Note: 1. NC = Not Connected

Figure 2D. SBGA Connections (top view, marking side, with balls on the underside)




Table 2. Absolute Maximum Ratings <sup>1</sup>

Symbol	Parameter		Value	Unit
T <sub>A</sub>	Ambient Operating Temperature		-40 to 125	°C
T <sub>STG</sub>	Storage Temperature		-65 to 150	°C
T <sub>LEAD</sub>	Lead Temperature	PSDIP8: 10 sec SO8: 40 sec SSOP8: 40 sec SBGA5: t.b.c.	260 215 215 t.b.c.	°C
V <sub>IO</sub>	Input or Output range		-0.6 to 6.5	V
Vcc	Supply Voltage		-0.3 to 6.5	V
V <sub>ESD</sub>	Electrostatic Discharge Voltage (Human Body mod	el <sup>2</sup> )	4000	V

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the ST SURE Program and other relevant quality documents.

2. MIL-STD-883C, 3015.7 (100 pF, 1500 Ω)

These memory devices are compatible with the I<sup>2</sup>C memory standard. This is a two wire serial interface that uses a bi-directional data bus and serial clock. The memory carries a built-in 4-bit unique Device Type Identifier code (1010) in accordance with the I<sup>2</sup>C bus definition.


The memory behaves as a slave device in the  $I^2C$  protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a START condition, generated by the bus master. The START condition is followed by a Device Select Code and  $R\overline{W}$  bit (as described in Table 3), terminated by an acknowledge bit.

When writing data to the memory, the memory inserts an acknowledge bit during the 9<sup>th</sup> bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a STOP condition after an Ack for WRITE, and after a NoAck for READ.


#### Power On Reset: V<sub>CC</sub> Lock-Out Write Protect

In order to prevent data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit is included. The internal reset is held active until the  $V_{CC}$  voltage has reached the POR threshold value, and all operations are

Figure 3. Maximum R<sub>L</sub> Value versus Bus Capacitance (C<sub>BUS</sub>) for an I<sup>2</sup>C Bus







disabled – the device will not respond to any command. In the same way, when  $V_{CC}$  drops from the operating voltage, below the POR threshold value, all operations are disabled and the device will not respond to any command. A stable and valid  $V_{CC}$  must be applied before applying any logic signal.

### SIGNAL DESCRIPTION Serial Clock (SCL)

The SCL input pin is used to strobe all data in and out of the memory. In applications where this line is used by slaves to synchronize the bus to a slower clock, the master must have an open drain output, and a pull-up resistor must be connected from the SCL line to  $V_{CC}$ . (Figure 3 indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the

master has a push-pull (rather than open drain) output.

#### Serial Data (SDA)

The SDA pin is bi-directional, and is used to transfer data in or out of the memory. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from the SDA bus to V<sub>CC</sub>. (Figure 3 indicates how the value of the pull-up resistor can be calculated).

#### Chip Enable (E2, E1, E0)

These chip enable inputs are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit device select code (but see the description of memory addressing, on page 6, for more details). These inputs may be driven dynamically or tied to  $V_{CC}$  or  $V_{SS}$  to establish the device select code (but note that the  $V_{IL}$  and  $V_{IH}$  levels for the inputs are CMOS compatible, not TTL compatible).

Table 3. Device Select Code 1

	Device Type Identifier				Chip Enable			R₩
	b7	b6	b5	b4	b3	b2	b1	b0
M24C01 Select Code	1	0	1	0	E2	E1	E0	R₩
M24C02 Select Code	1	0	1	0	E2	E1	E0	R₩
M24C04 Select Code	1	0	1	0	E2	E1	A8	R₩
M24C08 Select Code	1	0	1	0	E2	A9	A8	R₩
M24C16 Select Code	1	0	1	0	A10	A9	A8	R₩

Note: 1. The most significant bit, b7, is sent first.

2. E0, E1 and E2 are compared against the respective external pins on the memory device.

3. A10, A9 and A8 represent high significant bits of the address.

#### Write Control (WC)

The hardware Write Control pin  $(\overline{WC})$  is useful for protecting the entire contents of the memory from inadvertent erase/write. The Write Control signal is used to enable  $(\overline{WC}=V_{IL})$  or disable  $(\overline{WC}=V_{IH})$  write instructions to the entire memory area. When unconnected, the  $\overline{WC}$  input is internally read as  $V_{IL}$ , and write operations are allowed.

When  $\overline{WC}$ =1, Device Select and Address bytes are acknowledged, Data bytes are not acknowledged.

Please see the Application Note *AN404* for a more detailed description of the Write Control feature.

#### **DEVICE OPERATION**

The memory device supports the I<sup>2</sup>C protocol. This is summarized in Figure 4, and is compared with other serial bus protocols in Application Note *AN1001*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the master, and the other as the slave. A data transfer can only be initiated by the master, which will also provide the serial clock for synchronization. The memory

device is always a slave device in all communication.

#### **Start Condition**

START is identified by a high to low transition of the SDA line while the clock, SCL, is stable in the high state. A START condition must precede any data transfer command. The memory device continuously monitors (except during a programming cycle) the SDA and SCL lines for a START condition, and will not respond unless one is given.

#### **Stop Condition**

STOP is identified by a low to high transition of the SDA line while the clock SCL is stable in the high state. A STOP condition terminates communication between the memory device and the bus master. A STOP condition at the end of a Read command, after (and only after) a NoAck, forces the memory device into its standby state. A STOP condition at the end of a Write command triggers the internal EEPROM write cycle.

#### Acknowledge Bit (ACK)

An acknowledge signal is used to indicate a successful byte transfer. The bus transmitter, whether it be master or slave, releases the SDA bus after sending eight bits of data. During the 9<sup>th</sup>

**Table 4. Operating Modes** 

Mode	R₩ bit	WC 1	Bytes	Initial Sequence
Current Address Read	1	Х	1	START, Device Select, RW = '1'
Random Address Read	0	Х	1	START, Device Select, RW = '0', Address
Nandom Address Nead	1	Х	] '	reSTART, Device Select, RW = '1'
Sequential Read	1	Х	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V <sub>IL</sub>	1	START, Device Select, RW = '0'
Page Write	0	V <sub>IL</sub>	≤ 16	START, Device Select, RW = '0'

Note: 1.  $X = V_{IH}$  or  $V_{IL}$ .




Figure 5. Write Mode Sequences with  $\overline{WC}=1$  (data write inhibited)

clock pulse period, the receiver pulls the SDA bus low to acknowledge the receipt of the eight data bits.

#### **Data Input**

During data input, the memory device samples the SDA bus signal on the rising edge of the clock, SCL. For correct device operation, the SDA signal must be stable during the clock low-to-high transition, and the data must change only when the SCL line is low.

#### **Memory Addressing**

To start communication between the bus master and the slave memory, the master must initiate a START condition. Following this, the master sends the 8-bit byte, shown in Table 3, on the SDA bus line (most significant bit first). This consists of the 7-bit Device Select Code, and the 1-bit Read/Write Designator (RW). The Device Select Code is further subdivided into: a 4-bit Device Type Identifier, and a 3-bit Chip Enable "Address" (E2, E1, E0).

To address the memory array, the 4-bit Device Type Identifier is 1010b.

Up to eight memory devices can be connected on a single I<sup>2</sup>C bus. Each one is given a unique 3-bit code on its Chip Enable inputs. When the Device Select Code is received, the memory only responds if the Chip Enable Code (shown in Table 3) is the same as the pattern applied to its Chip Enable pins.

Those devices with larger memory capacities (the M24C16, M24C08 and M24C04) need more address bits. E0 is not available for use on devices that need to use address line A8; E1 is not available for devices that need to use address line A9, and E2 is not available for devices that need to use address line A10 (see Figure 2A to Figure 2D and Table 3 for details). Using the E0, E1 and E2 inputs pins, up to eight M24C02 (or M24C01), four M24C04, two M24C08 or one M24C16 device can be connected to one I<sup>2</sup>C bus. In each case, and in the hybrid cases, this gives a total memory

**\_\_\_\_\_** 6/20




Figure 6. Write Mode Sequences with WC=0 (data write enabled)

capacity of 16 Kbits, 2 KBytes (except where M24C01 devices are used).

The  $8^{th}$  bit is the  $R\overline{W}$  bit. This is set to '1' for read and '0' for write operations. If a match occurs on the Device Select Code, the corresponding memory gives an acknowledgment on the SDA bus during the 9<sup>th</sup> bit time. If the memory does not match the Device Select Code, it deselects itself from the bus, and goes into stand-by mode.

There are two modes both for read and write. These are summarized in Table 4 and described later. A communication between the master and the slave is ended with a STOP condition.

#### **Write Operations**

Following a START condition the master sends a Device Select Code with the RW bit set to '0', as shown in Table 4. The memory acknowledges this, and waits for an address byte. The memory responds to the address byte with an acknowledge bit, and then waits for the data byte.

Writing to the memory may be inhibited if the  $\overline{WC}$ input pin is taken high. Any write command with WC=1 (during a period of time from the START condition until the end of the address byte) will not modify the memory contents. and the accompanying data bvtes will not be acknowledged (as shown in Figure 5).

#### **Byte Write**

In the Byte Write mode, after the Device Select Code and the address, the master sends one data byte. If the addressed location is write protected by the WC pin, the memory replies with a NoAck, and the location is not modified. If, instead, the WC pin has been held at 0, as shown in Figure 6, the memory replies with an Ack. The master terminates the transfer by generating a STOP condition.

#### **Page Write**

The Page Write mode allows up to 16 bytes to be written in a single write cycle, provided that they




Figure 7. Write Cycle Polling Flowchart using ACK

are all located in the same 'row' in the memory: that is the most significant memory address bits are the same. If more bytes are sent than will fit up to the end of the row, a condition known as 'roll-over' occurs. Data starts to become overwritten, or otherwise altered.

The master sends from one up to 16 bytes of data, each of which is acknowledged by the memory if the  $\overline{WC}$  pin is low. If the  $\overline{WC}$  pin is high, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck. After each byte is transferred, the internal byte address counter (the 4 least significant bits only) is incremented. The transfer is terminated by the master generating a STOP condition.

When the master generates a STOP condition immediately after the Ack bit (in the "10<sup>th</sup> bit" time slot), either at the end of a byte write or a page write, the internal memory write cycle is triggered.


A STOP condition at any other time does not trigger the internal write cycle.

During the internal write cycle, the SDA input is disabled internally, and the device does not respond to any requests.

#### Minimizing System Delays by Polling On ACK

During the internal write cycle, the memory disconnects itself from the bus, and copies the data from its internal latches to the memory cells. The maximum write time  $(t_W)$  is shown in Table 6B, but the typical time is shorter. To make use of this, an Ack polling sequence can be used by the master.





Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1<sup>st</sup> and 3<sup>rd</sup> bytes) must be identical.

The sequence, as shown in Figure 7, is:

- Initial condition: a Write is in progress.
- Step 1: the master issues a START condition followed by a Device Select Code (the first byte of the new instruction).
- Step 2: if the memory is busy with the internal write cycle, no Ack will be returned and the master goes back to Step 1. If the memory has terminated the internal write cycle, it responds with an Ack, indicating that the memory is ready to receive the second part of the next instruction (the first byte of this instruction having been sent during Step 1).

### **Read Operations**

Read operations are performed independently of the state of the  $\overline{WC}$  pin.

#### **Random Address Read**

A dummy write is performed to load the address into the address counter, as shown in Figure 8. Then, without sending a STOP condition, the master sends another START condition, and repeats the Device Select Code, with the RW bit set to '1'. The memory acknowledges this, and outputs the contents of the addressed byte. The master must not acknowledge the byte output, and terminates the transfer with a STOP condition.

#### Table 5A. DC Characteristics

 $(T_A = 0 \text{ to } 70 \, ^{\circ}\text{C}, \text{ or } -40 \text{ to } 85 \, ^{\circ}\text{C}; \text{ V}_{CC} = 4.5 \text{ to } 5.5 \text{ V or } 2.5 \text{ to } 5.5 \text{ V})$   $(T_A = 0 \text{ to } 70 \, ^{\circ}\text{C}, \text{ or } -40 \text{ to } 85 \, ^{\circ}\text{C}; \text{ V}_{CC} = 1.8 \text{ to } 3.6 \text{ V})$ 

Symbol	Parameter		Test Condition	Min.	Max.	Unit
ILI	Input Leakage Cu (SCL, SDA)	ırrent	$0 \text{ V} \leq V_{IN} \leq V_{CC}$		± 2	μA
I <sub>LO</sub>	Output Leakage C	urrent	$0 \text{ V} \le V_{OUT} \le V_{CC}$ , SDA in Hi-Z		± 2	μA
			$V_{CC}$ =5V, $f_c$ =400kHz (rise/fall time < 30ns)		2	mA
Icc	Supply Current	-W series:	$V_{CC}$ =2.5V, $f_c$ =400kHz (rise/fall time < 30ns)		1	mA
		-R series:	$V_{CC}$ =1.8V, $f_c$ =400kHz (rise/fall time < 30ns)		0.8 <sup>1</sup>	mA
			$V_{IN} = V_{SS} \text{ or } V_{CC}$ , $V_{CC} = 5 \text{ V}$		1	μA
I <sub>CC1</sub>	Supply Current (Stand-by)	-W series:	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5$ V		0.5	μA
	(Claira by)	-R series:	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 1.8$ V		0.1 <sup>1</sup>	μA
VIL	Input Low Voltage (E0, E1, E2, SCL,			- 0.3	0.3 V <sub>CC</sub>	٧
V <sub>IH</sub>	Input High Voltage (E0, E1, E2, SCL,			0.7V <sub>CC</sub>	V <sub>CC</sub> +1	٧
V <sub>IL</sub>	Input Low Voltage	(WC)		- 0.3	0.5	V
V <sub>IH</sub>	Input High Voltage	e (WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
			$I_{OL} = 3$ mA, $V_{CC} = 5$ V		0.4	V
$V_{OL}$	Output Low Voltage	-W series:	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.5 \text{ V}$		0.4	V
	J	-R series:	$I_{OL}$ = 0.7 mA, $V_{CC}$ = 1.8 V		0.21	V

Note: 1. This is preliminary data.

#### **Current Address Read**

The device has an internal address counter which is incremented each time a byte is read. For the Current Address Read mode, following a START condition, the master sends a Device Select Code with the RW bit set to '1'. The memory acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The master terminates the transfer with a STOP condition, as shown in Figure 8, without acknowledging the byte

#### **Sequential Read**

This mode can be initiated with either a Current Address Read or a Random Address Read. The master does acknowledge the data byte output in this case, and the memory continues to output the next byte in sequence. To terminate the stream of bytes, the master must not acknowledge the last byte output, and *must* generate a STOP condition.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output.

After the last memory address, the address counter 'rolls-over' and the memory continues to output data from memory address 00h.

#### Acknowledge in Read Mode

In all read modes, the memory waits, after each byte read, for an acknowledgment during the 9th bit time. If the master does not pull the SDA line low during this time, the memory terminates the data transfer and switches to its stand-by state.

**\_\_\_\_\_** 10/20

Table 5B. DC Characteristics  $^{1}$  (T<sub>A</sub> = -40 to 125 °C; V<sub>CC</sub> = 4.5 to 5.5 V)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
ILI	Input Leakage Current (SCL, SDA)	$0 \text{ V} \leq V_{IN} \leq V_{CC}$		± 2	μA
I <sub>LO</sub>	Output Leakage Current	$0 \text{ V} \leq V_{OUT} \leq V_{CC}$ , SDA in Hi-Z		± 2	μA
Icc	Supply Current	V <sub>CC</sub> =5V, f <sub>c</sub> =400kHz (rise/fall time < 30ns)		3	mA
I <sub>CC1</sub>	Supply Current (Stand-by)	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5$ V		5	μA
V <sub>IL</sub>	Input Low Voltage (E0, E1, E2, SCL, SDA)		- 0.3	0.3 V <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage (E0, E1, E2, SCL, SDA)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>IL</sub>	Input Low Voltage (WC)		- 0.3	0.5	V
V <sub>IH</sub>	Input High Voltage (WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 3 \text{ mA}, V_{CC} = 5 \text{ V}$		0.4	V

Note: 1. This is preliminary data.

### **Table 6A. AC Characteristics**

			M24C16, M24C08, M24C04, M24C02, M24C01						
Symbol	mbol Alt. Parameter		T <sub>A</sub> =0 to	to 5.5 V 70°C or 85°C	T <sub>A</sub> =0 to	to 5.5 V 70°C or 85°C	T <sub>A</sub> =0 to	to 3.6 V 70°C or 85°C <sup>4</sup>	Unit
			Min	Max	Min	Max	Min	Max	
t <sub>CH1CH2</sub>	t <sub>R</sub>	Clock Rise Time		300		300		300	ns
t <sub>CL1CL2</sub>	t <sub>F</sub>	Clock Fall Time		300		300		300	ns
t <sub>DH1DH2</sub> <sup>2</sup>	t <sub>R</sub>	SDA Rise Time	20	300	20	300	20	300	ns
t <sub>DL1DL2</sub> <sup>2</sup>	t <sub>F</sub>	SDA Fall Time	20	300	20	300	20	300	ns
t <sub>CHDX</sub> <sup>1</sup>	t <sub>SU:STA</sub>	Clock High to Input Transition	600		600		600		ns
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock Pulse Width High	600		600		600		ns
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Input Low to Clock Low (START)	600		600		600		ns
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Clock Low to Input Transition	0		0		0		μs
tclch	t <sub>LOW</sub>	Clock Pulse Width Low	1.3		1.3		1.3		μs
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Input Transition to Clock Transition	100		100		100		ns
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Clock High to Input High (STOP)	600		600		600		ns
t <sub>DHDL</sub>	t <sub>BUF</sub>	Input High to Input Low (Bus Free)	1.3		1.3		1.3		μs
t <sub>CLQV</sub> 3	t <sub>AA</sub>	Clock Low to Data Out Valid	200	900	200	900	200	900	ns
t <sub>CLQX</sub>	t <sub>DH</sub>	Data Out Hold Time After Clock Low	200		200		200		ns
f <sub>C</sub>	f <sub>SCL</sub>	Clock Frequency		400		400		400	kHz
t <sub>W</sub>	t <sub>WR</sub>	Write Time		5		10		10	ms

Note: 1. For a reSTART condition, or following a write cycle.

Sampled only, not 100% tested.
 To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

4. This is preliminary data.

Table 6B. AC Characteristics<sup>4</sup>

			M24C16, M24C08, M24	C04, M24C02, M24C01		
Symbol	Alt.	Parameter	V <sub>CC</sub> =4.5 to 5.5 V; T <sub>A</sub> =-40 to 125°C			
			Min	Max		
t <sub>CH1CH2</sub>	t <sub>R</sub>	Clock Rise Time		300	ns	
t <sub>CL1CL2</sub>	t <sub>F</sub>	Clock Fall Time		300	ns	
t <sub>DH1DH2</sub> <sup>2</sup>	t <sub>R</sub>	SDA Rise Time	20	300	ns	
t <sub>DL1DL2</sub> <sup>2</sup>	t <sub>F</sub>	SDA Fall Time	20	300	ns	
t <sub>CHDX</sub> <sup>1</sup>	t <sub>SU:STA</sub>	Clock High to Input Transition	600		ns	
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock Pulse Width High	600		ns	
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Input Low to Clock Low (START)	600		ns	
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Clock Low to Input Transition	0		μs	
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock Pulse Width Low	1.3		μs	
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Input Transition to Clock Transition	100		ns	
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Clock High to Input High (STOP)	600		ns	
t <sub>DHDL</sub>	t <sub>BUF</sub>	Input High to Input Low (Bus Free)	1.3		μs	
t <sub>CLQV</sub> 3	t <sub>AA</sub>	Clock Low to Data Out Valid	200	900	ns	
t <sub>CLQX</sub>	t <sub>DH</sub>	Data Out Hold Time After Clock Low	200		ns	
f <sub>C</sub>	f <sub>SCL</sub>	Clock Frequency		400	kHz	
t <sub>W</sub>	t <sub>WR</sub>	Write Time		10	ms	

Note: 1. For a reSTART condition, or following a write cycle.

- Sampled only, not 100% tested.
   To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
- 4. This is preliminary data.

**Table 7. AC Measurement Conditions** 

Input Rise and Fall Times	≤ 50 ns
Input Pulse Voltages	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub>
Input and Output Timing Reference Voltages	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>

Figure 9. AC Testing Input Output Waveforms





Table 8. Input Parameters<sup>1</sup> ( $T_A = 25$  °C, f = 400 kHz)


Symbol	Parameter	Test Condition	Min.	Max.	Unit
C <sub>IN</sub>	Input Capacitance (SDA)			8	pF
C <sub>IN</sub>	Input Capacitance (other pins)			6	pF
Z <sub>WCL</sub>	WC Input Impedance	V <sub>IN</sub> < 0.5 V	5	70	kΩ
Z <sub>WCH</sub>	WC Input Impedance	$V_{IN} > 0.7V_{CC}$	500		kΩ
t <sub>NS</sub>	Pulse width ignored (Input Filter on SCL and SDA)	Single glitch		100	ns

Note: 1. Sampled only, not 100% tested.





**Table 9. Ordering Information Scheme** 



Note: 1. Temperature range 1 available only on request.

2. SBGA5 package available only for the "M24C16-R EA 6 T"

#### **ORDERING INFORMATION**

Devices are shipped from the factory with the memory content set at all '1's (FFh).

The notation used for the device number is as shown in Table 9. For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST Sales Office.

Table 10. PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame

Symb.		mm		inches			
Symb.	Тур.	Min.	Max.	Тур.	Min.	Max.	
А		3.90	5.90		0.154	0.232	
A1		0.49	_		0.019	_	
A2		3.30	5.30		0.130	0.209	
В		0.36	0.56		0.014	0.022	
B1		1.15	1.65		0.045	0.065	
С		0.20	0.36		0.008	0.014	
D		9.20	9.90		0.362	0.390	
Е	7.62	_	_	0.300	-	-	
E1		6.00	6.70		0.236	0.264	
e1	2.54	-	_	0.100	-	_	
eA		7.80	_		0.307	-	
eB			10.00			0.394	
L		3.00	3.80		0.118	0.150	
N		8			8		

Figure 11. PSDIP8 (BN)




Table 11. SO8 - 8 lead Plastic Small Outline, 150 mils body width

Sumb		mm			inches			
Symb.	Тур.	Min.	Max.	Тур.	Min.	Max.		
А		1.35	1.75		0.053	0.069		
A1		0.10	0.25		0.004	0.010		
В		0.33	0.51		0.013	0.020		
С		0.19	0.25		0.007	0.010		
D		4.80	5.00		0.189	0.197		
Е		3.80	4.00		0.150	0.157		
е	1.27	_	_	0.050	_	_		
Н		5.80	6.20		0.228	0.244		
h		0.25	0.50		0.010	0.020		
L		0.40	0.90		0.016	0.035		
α		0°	8°		0°	8°		
N		8			8			
СР			0.10			0.004		

Figure 12. SO8 narrow (MN)




Table 12. TSSOP8 - 8 lead Thin Shrink Small Outline

Symb.	mm			inches		
	Тур.	Min.	Max.	Тур.	Min.	Max.
А			1.10			0.043
A1		0.05	0.15		0.002	0.006
A2		0.85	0.95		0.033	0.037
В		0.19	0.30		0.007	0.012
С		0.09	0.20		0.004	0.008
D		2.90	3.10		0.114	0.122
Е		6.25	6.50		0.246	0.256
E1		4.30	4.50		0.169	0.177
е	0.65	_	_	0.026	_	_
L		0.50	0.70		0.020	0.028
α		0°	8°		0°	8°
N		8	•		8	•
СР			0.08			0.003







Table 13. SBGA5 - 5 ball Shell Ball Grid Array

Symb.	mm			inches		
	Тур.	Min.	Max.	Тур.	Min.	Max.
А	0.430	0.380	0.480	0.017	0.015	0.019
A1	0.180	0.150	0.210	0.007	0.006	0.008
D	1.900	1.870	1.930	0.075	0.074	0.076
D1	1.190	1.160	1.220	0.047	0.046	0.048
E	1.750	1.720	1.780	0.069	0.068	0.070
E1	1.070	1.040	1.100	0.042	0.041	0.043
е	0.800	0.770	0.830	0.031	0.030	0.033
ball diameter	0.350	0.320	0.380	0.014	0.013	0.015
N	5			5		

Figure 14. SBGA5 (EA) – Underside view (ball side)



### **Table 14. Revision History**

Date	Description of Revision				
10-Dec-1999	TSSOP8 Turned-Die package removed (p 2 and order information) Lead temperature added for TSSOP8 in table 2				
18-Apr-2000	Labelling change to Fig-2D, correction of values for 'E' and main caption for Tab-13				
05-May-2000	Extra labelling to Fig-2D				

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© 2000 STMicroelectronics - All Rights Reserved

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com