## **DRAM**

## 4 MEG x 4 DRAM

5.0V FAST PAGE MODE

#### **FEATURES**

- Industry standard x4 pinout, timing, functions and packages
- High-performance, CMOS silicon-gate process
- Single power supply: +5V ±10%
- Low power, 3mW standby; 325mW active, typical (A1)
- All inputs, outputs and clocks are fully TTL compatible
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- 2,048-cycle refresh distributed across 32ms or 4,096-cycle refresh distributed across 64ms

OPTIONS	MARKING
Timing	
60ns access	- 6
70ns access	- 7
80ns access	- 8
• Packages	
Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TG

NOTE: Available in die form (commercial or military) or military ceramic packages. Please consult factory for die data sheets or refer to Micron's *Military Data Book*.

Refresh Period	
2,048 cycles @ 32ms,	MT4C4M4B1
11 Row Addresses	
4.096 cycles @ 64ms.	MT4C4M4A1

 Operating Temperature, T<sub>A</sub> Commercial (0°C to +70°C)

12 Row Addresses

None

#### GENERAL DESCRIPTION

The MT4C4M4A1/B1 are randomly accessed solid-state memories containing 16,777,216 bits organized in a x4 configuration. The MT4C4M4A1 and MT4C4M4B1 are the same DRAM versions except that the MT4C4M4B1 has 2,048 cycle refresh instead of 4,096 cycle refresh. All further references made for the MT4C4M4A1 also apply to the MT4C4M4B1 unless specifically stated otherwise. For a device with 2,048 cycle refresh,  $\overline{RAS}$  is used to latch the first 11 bits and  $\overline{CAS}$  the latter 11 bits. For a device with 4,096 cycle refresh,  $\overline{RAS}$  is used to latch the first 12 bits and  $\overline{CAS}$  the latter 10 bits (A10 and A11 are "don't care" bits). READ and WRITE cycles are selected with the  $\overline{WE}$  input. A logic

PIN AS	SIGNN	IENT (Top V	iew)
<b>24-Pin S</b> (Q-3)		<b>24-Pin</b> (R	
Vec 0 1 DQ1 0 2 DQ2 0 3 WE 0 4 RAS 0 5 A11/NC 0 6 A10 0 9 A0 0 10 A1 0 11 A2 0 12 A3 0 13 Vec 0 14	28 D Vss 27 D DQ4 26 D DQ3 25 D CAS 24 D OE 23 D A9 20 D A8 19 D A7 18 D A6 17 D A5 16 D A4 15 D Vss	Vcc ⊞ 1 DQ1 ⊞ 2 DQ2 ⊞ 3 WE ⊞ 4 RAS ⊞ 5 A11/NC ⊞ 6  A10 ⊞ 9 A0 ⊞ 10 A1 ⊞ 11 A2 ⊞ 12 A3 ⊞ 13 Vcc ⊞ 14	28 D Vss 27 D DQ4 26 D DQ3 25 D CAS 24 D OE 23 D A9 20 D A8 19 D A7 18 D A6 17 D A5 16 D A4 15 D Vss

HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pins remain open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pins, data out (Q) is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle. The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by WE and OE.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9/10) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-indifferent column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level.


DRAM

Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS (CBR) or HIDDEN refresh) so that all 2,048/4,096 combinations of RAS


addresses (A0-A10/A11) are executed at least every 32ms/64ms, regardless of sequence. The CBR refresh cycle will invoke the refresh counter for automatic  $\overline{RAS}$  addressing.

If CBR refresh is used, the number of cycles is a "don't care."

## FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE MT4C4M4B1 (11 Row Addresses)



## FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE MT4C4M4A1 (12 Row Addresses)



\*NOTE: WE LOW prior to CAS LOW, EW detection circuit output is a HIGH (EARLY-WRITE) CAS LOW prior to WE LOW, EW detection circuit output is a LOW (LATE-WRITE)

# DRAM

## **TRUTH TABLE**

						ADDRESSES		DATA IN/OUT
FUNCTION		RAS	CAS	WE	OE	<sup>t</sup> R	¹C	DQ1-DQ4
Standby		Н	H→X	Х	Х	Х	Х	High-Z
READ		L	L	Н	L	ROW	COL	Data Out
EARLY-WRITE		L	L	L	Х	ROW	COL	Data In
READ-WRITE		L	L	H→L	L→H	ROW	COL	Data Out, Data In
FAST-PAGE-MODE	1st Cycle	L	H→L	н	L	ROW	COL	Data Out
READ	2nd Cycle	L	H→L	Н	L	n/a	COL	Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	Х	ROW	COL	Data In
EARLY-WRITE	2nd Cycle	L	H→L	L	X	n/a	COL	Data In
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data Out, Data In
READ-WRITE	2nd Cycle	L	H→L	H→L	L⊶H	n/a	COL	Data Out, Data In
RAS-ONLY REFRESH		L	Н	Х	Х	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	Н	L	ROW	COL	Data Out
REFRESH	WRITE	L→H→L	L	L	Х	ROW	COL	Data In
CAS-BEFORE-RAS RE	FRESH	H→L	L	Н	Х	Х	Х	High-Z

#### **ABSOLUTE MAXIMUM RATINGS\***

·	
Voltage on Any Pin Relative to Vss (5.0V)1.0V to +7	.0V
Operating Temperature, TA (Ambient)0°C to +7	0°C
Storage Temperature (Plastic)55°C to +15	$0^{\circ}C$
Power Dissipation	1W
Short Circuit Output Current50	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated  $in the \, operational \, sections \, of \, this \, specification \, is \, not \, implied.$ Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 3, 4, 6, 7) ( $Vcc = 5V \pm 10\%$ )

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	Vін	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any Input $0V \le V_{IN} \le 6.5V$ (All other pins not under test = $0V$ )	lı	-2	2	μΑ	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vout ≤ 5.5V)	loz	-10	10	μΑ	
OUTPUT LEVELS Output High Voltage (Iout = -5mA)	Vон	2.4		V	
Output Low Voltage (lout = 4.2mA)	Vol		0.4	V	



## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 3, 4, 6, 7) (Vcc =  $5V \pm 10\%$ ), 4,096 cycle refresh

(10003: 1, 0, 4, 0, 1) (100 = 31 ±10/0), 4,000 cycle folicon			MAX			
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = ViH)	lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = Vcc -0.2V)	lcc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC (MIN))	lcc3	90	80	70	mA	3, 4, 28
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: PC = PC (MIN))	lcc4	70	60	50	mA	3, 4, 28
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = Vih: tRC = tRC (MIN))	lcc5	90	80	70	mA	3, 28
REFRESH CURRENT: CAS-BEFORE-RAS  Average power supply current (RAS, CAS, Address Cycling: \text{tRC} = \text{tRC} (MIN))	Icc6	90	80	70	mA	3, 5, 28

(Notes: 1, 3, 4, 6, 7) (Vcc =  $5V \pm 10\%$ ), 2,048 cycle refresh

(Notes: 1, 3, 4, 6, 7) (Vcc = $5V \pm 10\%$ ), 2,048 cycle retresh		1	MAX			
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = Vcc -0.2V)	lcc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC (MIN))	Icca	120	110	100	mA	3, 4, 27
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: PC = PC (MIN))	Icc4	90	80	70	mA	3, 4, 27
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = Virt. tRC = tRC (MIN))	Iccs	120	110	100	mA	3, 27
REFRESH CURRENT: CAS-BEFORE-RAS  Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC (MIN))	lcc6	120	110	100	mA	3, 5, 27

MICHON	MT4C4M4A1/B1 4 MEG x 4 DRAM						
APACITANCE							
PARAMETER	SYMBOL	MIN	MAX	UNITS	NO		
Input Capacitance: A0-A11	Cıı		5	pF			
5 to ATS THE AF	Cı2		7	pF			
Input Capacitance: RAS, CAS, WE, OE				<del></del>	T -		

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23)

AC CHARACTERISTICS			-6		-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	¹RC	110	1	130		150		ns	
READ-WRITE cycle time	¹RWC	150	1	180		200		ns	
FAST-PAGE-MODE	¹PC	40		45		50	<b> </b>	ns	
READ or WRITE cycle time									
FAST-PAGE-MODE	†PRWC	85		95	1 - 1	100	1	ns	
READ-WRITE cycle time									
Access time from RAS	¹RAC		60		70		80	ns	14
Access time from CAS	¹CAC	<del></del>	15		20		20	ns	15
Output Enable	'OE		15		20		20	ns	23
Access time from column address	<sup>I</sup> AA		30		35		40	ns	
Access time from CAS precharge	<sup>1</sup> CPA		35		40		45	ns	
RAS pulse width	¹RAS	60	100,000	70	100,000	80	100,000	ns	-
RAS pulse width (FAST PAGE MODE)	†RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	¹RSH	15	1	20	1 ,	20	1	ns	
RAS precharge time	<sup>1</sup> RP	40	<del>   </del>	50	1	60	<del>                                     </del>	ns	
CAS pulse width	CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	'CSH	60	<del>                                     </del>	70	1 1	80	<del></del>	ns	
CAS precharge time	¹CPN	10	† <del>   -  </del>	10		10		ns	16
CAS precharge time (FAST PAGE MODE)		10	†	10		10	1	ns	
RAS to CAS delay time	¹RCD	20	45	20	50	20	60	ns	17
CAS to RAS precharge time	<sup>1</sup> CRP	5	<del>                                     </del>	5		5		ns	
Row address setup time	¹ASR	0	<del> </del>	0	<del>                                     </del>	0	<u> </u>	ns	
Row address hold time	¹RAH	10	<del>  </del>	10	<del>  </del>	10	<del>                                     </del>	ns	
RAS to column	¹RAD	15	30	15	35	15	40	ns	18
address delay time									
Column address setup time	tASC	0	1	0		0		ns	
Column address hold time	<sup>1</sup> CAH	10	<del>                                     </del>	15		15		ns	
Column address hold time	¹AR	50		55	1	60	<del>                                     </del>	ns	
(referenced to FIAS)					1 1				
Column address to	†BAL	30		35	1 1	40	<del>                                     </del>	rıs	
RAS lead time			]		] ]				
Read command setup time	¹RCS	0	1	0	+ +	0	<del></del>	ns	
Read command hold time	¹RCH	0	<del> </del>		+	0	+	ns	19
(referenced to CAS)	',,,,,	J		ŭ		•			'.
Read command hold time	tRRH	0	<del>                                     </del>	0	<del>   </del>			ns	19
(referenced to RAS)	,	ŭ		J		•			
CAS to output in Low-Z	CLZ	0	<del>  -                                   </del>	0	+	0	+	ns	
Output buffer turn-off delay	¹OFF	0	15	0	20	0	20	ns	20

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23)

AC CHARACTERISTICS			6	-7		-			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WE command setup time	tWCS	0		0		0		ns	21, 27
Write command hold time	™CH	10		15		15		ns	
Write command hold time (referenced to RAS)	†WCR	45		55		60		ns	
Write command pulse width	ίWΡ	10		15		15		ns	
Write command to RAS lead time	<sup>t</sup> RWL	15		20		20		ns	
Write command to CAS lead time	*CWL	15		20		20		ns	
Data-in setup time	t <sub>D</sub> S	0		0		0		ns	22
Data-in hold time	Д	10		15		15		ns	22
Data-in hold time (referenced to RAS)	†DHR	45		55		60		ns	
RAS to WE delay time	<sup>t</sup> RWD	85		95		105		ns	21
Column address to WE delay time	<sup>t</sup> AWD	55		60		65		ns	21
CAS to WE delay time	<sup>t</sup> CWD	40		45		45		ns	21
Transition time (rise or fall)	ťΤ	3	50	3	50	3	50	ns	9, 10
Refresh period (2,048/4,096 cycles)	†REF		32/64		32/64		32/64	ms	26
RAS to CAS precharge time	¹RPC	0		0	,	0		ns	
CAS setup time (CAS-BEFORE-RAS refresh)	<sup>1</sup> CSR	5		5		5		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	<sup>†</sup> CHR	15		15		15		ns	5
WE hold time (CAS-BEFORE-RAS refresh)	†WRH	10		10		10		ns	25
WE setup time (CAS-BEFORE-RAS refresh)	tWRP	10		10		10		ns	25
WE hold time (WCBR test cycle)	<sup>t</sup> WTH	10		10		10		ns	25
WE setup time (WCBR test cycle)	tWTS	10		10		10		ns	25
OE setup prior to RAS during HIDDEN REFRESH cycle	<sup>t</sup> ORD	0		0		0		ns	
Output disable	dO <sup>‡</sup>		15		20		20	ns	
OE hold time from WE during READ-MODIFY-WRITE cycle	¹OEH	15		15		15		ns	


## MICRON

#### **NOTES**


- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Vcc =  $5V \pm 10\%$ , f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- 4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the <sup>t</sup>REF refresh requirement is exceeded.
- 8. AC characteristics assume  ${}^{t}T = 5ns$ .
- VIH (MIN) and VII. (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VII. (or between VII. and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIII. (or between VIII and VIII) in a monotonic manner.
- 11. If  $\overline{CAS} = V_{HI}$ , data output is High-Z.
- 12. If  $\overline{CAS} = V_{H,r}$  data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to 2 TTL gates and 100pF.
- 14. Assumes that <sup>†</sup>RCD < <sup>†</sup>RCD (MAX). If <sup>†</sup>RCD is greater than the maximum recommended value shown in this table, <sup>†</sup>RAC will increase by the amount that <sup>†</sup>RCD exceeds the value shown.
- 15. Assumes that  ${}^{t}RCD \ge {}^{t}RCD$  (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed HIGH for <sup>t</sup>CPN.
- 17. Operation within the <sup>t</sup>RCD (MAX) limit ensures that <sup>t</sup>RAC (MAX) can be met. <sup>t</sup>RCD (MAX) is specified as a reference point only; if <sup>t</sup>RCD is greater than the specified <sup>t</sup>RCD (MAX) limit, then access time is controlled exclusively by <sup>t</sup>CAC.

- 18. Operation within the <sup>t</sup>RAD (MAX) limit ensures that <sup>t</sup>RAC (MIN) and <sup>t</sup>CAC (MIN) can be met. <sup>t</sup>RAD (MAX) is specified as a reference point only; if <sup>t</sup>RAD is greater than the specified <sup>t</sup>RAD (MAX) limit, then access time is controlled exclusively by <sup>t</sup>AA.
- 19. Either <sup>t</sup>RCH or <sup>t</sup>RRH must be satisfied for a READ cycle.
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition, and is not referenced to VoH or VoL.
- 21. <sup>t</sup>WCS, <sup>t</sup>RWD, <sup>t</sup>AWD and <sup>t</sup>CWD are not restrictive operating parameters. <sup>t</sup>WCS applies to EARLY-WRITE cycles. <sup>t</sup>RWD, <sup>t</sup>AWD and <sup>t</sup>CWD apply to READ-MODIFY-WRITE cycles. If <sup>t</sup>WCS ≥ <sup>t</sup>WCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If <sup>t</sup>RWD ≥ <sup>t</sup>RWD (MIN), <sup>t</sup>AWD ≥ <sup>t</sup>AWD (MIN) and <sup>t</sup>CWD ≥ <sup>t</sup>CWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE controlled) cycle. <sup>t</sup>WCS, <sup>t</sup>RWD, <sup>t</sup>CWD and <sup>t</sup>AWD are not applicable in a LATE-WRITE cycle.
- 22. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. If  $\overline{OE}$  is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH
- 25. WTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR refresh cycle.
- 26. 32ms is 2,048 refresh, 64ms is 4,096 refresh.
- 27. 2,048 row refresh.
- 28. 4,096 row refresh.


## **READ CYCLE**




## **EARLY-WRITE CYCLE**




## READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




## **FAST-PAGE-MODE READ CYCLE**



#### **FAST-PAGE-MODE EARLY-WRITE CYCLE**




## FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




## **RAS-ONLY REFRESH CYCLE**

(ADDR = A0-A9; WE = DON'T CARE)



## **CAS-BEFORE-RAS REFRESH CYCLE**

(A0-A9, and  $\overline{OE} = DON'T CARE$ )



## HIDDEN REFRESH CYCLE 24

 $(\overline{WE} = HIGH; \overline{OE} = LOW)$ 

