

DRAM

4 MEG x 4 DRAM

5.0V FAST PAGE MODE

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High-performance, CMOS silicon-gate process
- Single power supply : +5V $\pm 10\%$
- Low power, 3mW standby; 325mW active, typical (A1)
- All inputs, outputs and clocks are fully TTL compatible
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- 2,048-cycle refresh distributed across 32ms or 4,096-cycle refresh distributed across 64ms

OPTIONS

- Timing
- 60ns access
- 70ns access
- 80ns access

MARKING

- 6
- 7
- 8

- Packages

Plastic SOJ (400 mil)
Plastic TSOP (400 mil)

DJ
TG

NOTE: Available in die form (commercial or military) or military ceramic packages. Please consult factory for die data sheets or refer to Micron's *Military Data Book*.

- Refresh Period
- 2,048 cycles @ 32ms,
- 11 Row Addresses
- 4,096 cycles @ 64ms,
- 12 Row Addresses

MT4C4M4B1
MT4C4M4A1

- Operating Temperature, T_A
- Commercial (0°C to +70°C)

None

GENERAL DESCRIPTION

The MT4C4M4A1/B1 are randomly accessed solid-state memories containing 16,777,216 bits organized in a x4 configuration. The MT4C4M4A1 and MT4C4M4B1 are the same DRAM versions except that the MT4C4M4B1 has 2,048 cycle refresh instead of 4,096 cycle refresh. All further references made for the MT4C4M4A1 also apply to the MT4C4M4B1 unless specifically stated otherwise. For a device with 2,048 cycle refresh, $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. For a device with 4,096 cycle refresh, $\overline{\text{RAS}}$ is used to latch the first 12 bits and $\overline{\text{CAS}}$ the latter 10 bits (A10 and A11 are "don't care" bits). READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic

PIN ASSIGNMENT (Top View)

24-Pin SOJ (Q-3)

Vcc	1	28	Vss
DQ1	2	27	DQ4
DQ2	3	26	DQ3
WE	4	25	CAS
RAS	5	24	OE
A11/NC	6	23	A9
A10	9	20	A8
A0	10	19	A7
A1	11	18	A6
A2	12	17	A5
A3	13	16	A4
Vcc	14	15	Vss

24-Pin TSOP (R-2)

Vcc	1	28	Vss
DQ1	2	27	DQ4
DQ2	3	26	DQ3
WE	4	25	CAS
RAS	5	24	OE
A11/NC	6	23	A9
A10	9	20	A8
A0	10	19	A7
A1	11	18	A6
A2	12	17	A5
A3	13	16	A4
Vcc	14	15	Vss

HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pins, data out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle. The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9/10) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level.

MICRON


MT4C4M4A1 B1
4 MEG x 4 DRAMNEW
DRAM

Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) or HIDDEN refresh) so that all 2,048/4,096 combinations of $\overline{\text{RAS}}$


addresses (A0-A10/A11) are executed at least every 32ms/64ms, regardless of sequence. The CBR refresh cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

If CBR refresh is used, the number of cycles is a "don't care."

FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE MT4C4M4B1 (11 Row Addresses)



FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE MT4C4M4A1 (12 Row Addresses)



*NOTE: $\overline{\text{WE}}$ LOW prior to $\overline{\text{CAS}}$ LOW, EW detection circuit output is a HIGH (EARLY-WRITE)
 $\overline{\text{CAS}}$ LOW prior to $\overline{\text{WE}}$ LOW, EW detection circuit output is a LOW (LATE-WRITE)

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA IN/OUT
						'R	'C	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data Out
EARLY-WRITE		L	L	L	X	ROW	COL	Data In
READ-WRITE		L	L	H→L	L→H	ROW	COL	Data Out, Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data Out
	2nd Cycle	L	H→L	H	L	n/a	COL	Data Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data Out, Data In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data Out, Data In
RAS-ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data In
CAS-BEFORE-RAS REFRESH		H→L	L	H	X	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V_{SS} (5.0V) .. -1.0V to +7.0V
 Operating Temperature, T_A (Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (V_{CC} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any Input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($V_{CC} = 5V \pm 10\%$), 4,096 cycle refresh

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	Icc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{RAS}, \overline{CAS}$, Address Cycling: $t_{RC} = t_{RC}(\text{MIN})$)	Icc3	90	80	70	mA	3, 4, 28
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}, \overline{CAS}$, Address Cycling: $t_{PC} = t_{PC}(\text{MIN})$)	Icc4	70	60	50	mA	3, 4, 28
REFRESH CURRENT: \overline{RAS} -ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC}(\text{MIN})$)	Icc5	90	80	70	mA	3, 28
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} Average power supply current ($\overline{RAS}, \overline{CAS}$, Address Cycling: $t_{RC} = t_{RC}(\text{MIN})$)	Icc6	90	80	70	mA	3, 5, 28

(Notes: 1, 3, 4, 6, 7) ($V_{CC} = 5V \pm 10\%$), 2,048 cycle refresh

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	Icc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{RAS}, \overline{CAS}$, Address Cycling: $t_{RC} = t_{RC}(\text{MIN})$)	Icc3	120	110	100	mA	3, 4, 27
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}, \overline{CAS}$, Address Cycling: $t_{PC} = t_{PC}(\text{MIN})$)	Icc4	90	80	70	mA	3, 4, 27
REFRESH CURRENT: \overline{RAS} -ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC}(\text{MIN})$)	Icc5	120	110	100	mA	3, 27
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} Average power supply current ($\overline{RAS}, \overline{CAS}$, Address Cycling: $t_{RC} = t_{RC}(\text{MIN})$)	Icc6	120	110	100	mA	3, 5, 27

MICRON**MT4C4M4A1/B1**
4 MEG x 4 DRAM**CAPACITANCE**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A11	C _{I1}		5	pF	2
Input Capacitance: RAS, CAS, WE, OE	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	¹ RC	110		130		150		ns	
READ-WRITE cycle time	¹ RWC	150		180		200		ns	
FAST-PAGE-MODE READ or WRITE cycle time	¹ PC	40		45		50		ns	
FAST-PAGE-MODE READ-WRITE cycle time	¹ PRWC	85		95		100		ns	
Access time from RAS	¹ RAC		60		70		80	ns	14
Access time from CAS	¹ CAC		15		20		20	ns	15
Output Enable	¹ OE		15		20		20	ns	23
Access time from column address	¹ AA		30		35		40	ns	
Access time from CAS precharge	¹ CPA		35		40		45	ns	
RAS pulse width	¹ RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	¹ RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	¹ RSH	15		20		20		ns	
RAS precharge time	¹ RP	40		50		60		ns	
CAS pulse width	¹ CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	¹ CSH	60		70		80		ns	
CAS precharge time	¹ CPN	10		10		10		ns	16
CAS precharge time (FAST PAGE MODE)	¹ CP	10		10		10		ns	
RAS to CAS delay time	¹ RCD	20	45	20	50	20	60	ns	17
CAS to RAS precharge time	¹ CRP	5		5		5		ns	
Row address setup time	¹ ASR	0		0		0		ns	
Row address hold time	¹ RAH	10		10		10		ns	
RAS to column address delay time	¹ RAD	15	30	15	35	15	40	ns	18
Column address setup time	¹ ASC	0		0		0		ns	
Column address hold time	¹ CAH	10		15		15		ns	
Column address hold time (referenced to RAS)	¹ AR	50		55		60		ns	
Column address to RAS lead time	¹ RAL	30		35		40		ns	
Read command setup time	¹ RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	¹ RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	¹ RRH	0		0		0		ns	19
CAS to output in Low-Z	¹ CLZ	0		0		0		ns	
Output buffer turn-off delay	¹ OFF	0	15	0	20	0	20	ns	20

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WE command setup time	^t WCS	0		0		0		ns	21, 27
Write command hold time	^t WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	^t WCR	45		55		60		ns	
Write command pulse width	^t WP	10		15		15		ns	
Write command to RAS lead time	^t RWL	15		20		20		ns	
Write command to CAS lead time	^t CWL	15		20		20		ns	
Data-in setup time	^t DS	0		0		0		ns	22
Data-in hold time	^t DH	10		15		15		ns	22
Data-in hold time (referenced to RAS)	^t DHR	45		55		60		ns	
RAS to WE delay time	^t RWD	85		95		105		ns	21
Column address to WE delay time	^t AWD	55		60		65		ns	21
CAS to WE delay time	^t CWD	40		45		45		ns	21
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	9, 10
Refresh period (2,048/4,096 cycles)	^t REF		32/64		32/64		32/64	ms	26
RAS to CAS precharge time	^t RPC	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS refresh)	^t CSR	5		5		5		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	^t CHR	15		15		15		ns	5
WE hold time (CAS-BEFORE-RAS refresh)	^t WRH	10		10		10		ns	25
WE setup time (CAS-BEFORE-RAS refresh)	^t WRP	10		10		10		ns	25
WE hold time (WCBR test cycle)	^t WTH	10		10		10		ns	25
WE setup time (WCBR test cycle)	^t WTS	10		10		10		ns	25
OE setup prior to RAS during HIDDEN REFRESH cycle	^t ORD	0		0		0		ns	
Output disable	^t OD		15		20		20	ns	
OE hold time from WE during READ-MODIFY-WRITE cycle	^t OEH	15		15		15		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$, $f = 1\text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100 μ s is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the \overline{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5\text{ ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MIN})$ and $t_{CAC}(\text{MIN})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition, and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY-WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{WCS} \geq t_{WCS}(\text{MIN})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN})$, $t_{AWD} \geq t_{AWD}(\text{MIN})$ and $t_{CWD} \geq t_{CWD}(\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data out is indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE-WRITE cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR refresh cycle.
26. 32ms is 2,048 refresh, 64ms is 4,096 refresh.
27. 2,048 row refresh.
28. 4,096 row refresh.

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED


READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE



FAST-PAGE-MODE EARLY-WRITE CYCLE





FAST-PAGE-MODE READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)



*1PC is for LATE-WRITE only.

 DON'T CARE

 UNDEFINED

RAS-ONLY REFRESH CYCLE
(ADDR = A0-A9; WE = DON'T CARE)**CAS-BEFORE-RAS REFRESH CYCLE**
(A0-A9, and OE = DON'T CARE)**HIDDEN REFRESH CYCLE²⁴**
(WE = HIGH; OE = LOW)