## DRAM

# **64K x 1 DRAM**

**PAGE MODE** 

### **FEATURES**

- Industry standard pinout, functions and timing
- Single +5V ±10% power supply
- Low power, 15mW standby; 75mW active, typical
- Common I/O using EARLY-WRITE
- Q held indefinitely by CAS
- · 256-cycle refresh in 4ms
- Fully compatible with MT1259 (256K)
- Optional PAGE MODE access cycle

| OPTIONS      | MARKING |
|--------------|---------|
| Timing       |         |
| 100ns access | -10     |
| 120ns access | -12     |
| 150ns access | -15     |
| 200ns access | -20     |
| Packages     |         |
| Plastic DIP  | None    |
| Ceramic DIP  | C       |

# 16-Pin DIP (A-1, B-1) NC 1 1 16 Vss D 2 15 CAS WE 3 14 Q RAS 4 13 A6 A0 5 12 A3 A2 6 11 A4 A1 7 10 A5 Vcc 8 9 A7

### **GENERAL DESCRIPTION**


The MT4264 is a randomly accessed solid-state memory containing 65,536 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 16 address bits, which are entered 8 bits (A0-A7) at a time. RAS is used to latch the first 8 bits and CAS the latter 8 bits. A READ or WRITE cycle is selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin(s), data out (Q) is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle.

PAGE MODE operations allow faster data operations

(READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A7) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed-in by  $\overline{RAS}$  followed by a column address strobed-in by  $\overline{CAS}$ .  $\overline{CAS}$  may be toggled-in by holding  $\overline{RAS}$  LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning  $\overline{RAS}$  HIGH terminates the PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY or HIDDEN REFRESH) so that all 256 combinations of RAS addresses (A0-A7) are executed at least every 4ms, regardless of sequence.

### FUNCTIONAL BLOCK DIAGRAM PAGE MODE



### **TRUTH TABLE**

| Function                   | RAS   | <b>746</b> | Tire  | Addresses      |                |                                   |
|----------------------------|-------|------------|-------|----------------|----------------|-----------------------------------|
|                            | HAS   | CAS        | WE    | <sup>t</sup> R | t <sub>C</sub> |                                   |
| Standby                    | Н     | Х          | Х     | Х              | Х              | High Impedance                    |
| READ                       | L     | L          | Н     | ROW            | COL            | Data Out                          |
| WRITE<br>(EARLY-WRITE)     | L     | L          | L     | ROW            | COL            | Data In                           |
| READ-WRITE                 | L     | L          | H→L→H | ROW            | COL            | Valid Data Out,<br>Valid Data In  |
| PAGE-MODE<br>READ          | L     | H→L→H      | Н     | ROW            | COL            | Valid Data Out,<br>Valid Data Out |
| PAGE-MODE<br>WRITE         | L     | H→L→H      | L     | ROW            | COL            | Valid Data In,<br>Valid Data In   |
| PAGE-MODE<br>READ-WRITE    | L     | H→L→H      | H→L→H | ROW            | COL            | Valid Data Out,<br>Valid Data In  |
| RAS-ONLY<br>REFRESH        | L     | Н          | Х     | ROW            | n/a            | High Impedance                    |
| HIDDEN<br>REFRESH          | L→H→L | L          | Н     | ROW            | COL            | Valid Data Out                    |
| CAS-BEFORE-<br>RAS REFRESH | H→L   | L          | Х     | Х              | Х              | High Impedance                    |

### **ABSOLUTE MAXIMUM RATINGS\***

| Voltage on VCC supply relative to Vss. | 1.0V to +7.0V  |
|--|----------------|
| Operating Temperature, Ta(Ambient)     | 0°C to +70°C   |
| Storage Temperature (Ceramic)          | 65°C to +150°C |
| Storage Temperature (Plastic)          | 55°C to +150°C |
| Power Dissipation                      |                |
| Short Circuit Output Current           |                |

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 2, 3, 4, 6) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5.0V  $\pm$  10%)

| PARAMETER/CONDITION   | SYMBOL | MIN  | MAX   | UNITS | NOTES      |
|---|--------|------|-------|-------|------------|
| Supply Voltage  | Vcc    | 4.5  | 5.5   | ٧     | 1 _        |
| Input High (Logic 1) Voltage, All Inputs  | Vih    | 2.4  | Vcc+1 | V     | 1          |
| Input Low (Logic 0) Voltage, All Inputs   | VIL    | -1.0 | 0.8   | V     | 1          |
| INPUT LEAKAGE Input leakage current, any input (0V ≤ VIN ≤ Vcc); I all other pins not under test = 0V | lı     | -10  | 10    | μА    |            |
| OUTPUT LEAKAGE Output leakage current (Q is disabled; 0V ≤ Vout ≤ Vcc)                                | loz    | -10  | 10    | μА    |            |
| OUTPUT LEVELS   | Vон    | 2.4  |       | V     |            |
| Output High (Logic 1) Voltage (lout = -5mA) Output Low (Logic 0) Voltage (lout = 5mA)                 | VoL    |      | 0.4   | V     | 1<br> <br> |

| PARAMETER/CONDITION  | SYMBOL | MIN | MAX | UNITS | NOTES |
|--|--------|-----|-----|-------|-------|
| STANDBY CURRENT<br>(RAS = CAS = VIH<br>after 8 RAS cycles) | lcc1   |     | 4   | mA    |       |
| OPERATING CURRENT (RAS and CAS Cycling)                    | Icc2   |     | 30  | mA    | 2     |
| RAS-ONLY REFRESH CURRENT<br>(CAS = VIH)                    | lcc3   |     | 20  | mA    | 2     |
| PAGE MODE CURRENT (RAS = VIL; CAS = Cycling)               | ICC4   |     | 30  | mA    | 2     |

### **CAPACITANCE**

| PARAMETER                       | SYMBOL          | MIN | MAX | UNITS | NOTES |
|---------------------------------|-----------------|-----|-----|-------|-------|
| Input Capacitance: A0-A7, D     | C <sub>I1</sub> |     | 5   | pF    | 18    |
| Input Capacitance: RAS, CAS, WE | C <sub>12</sub> |     | 8   | pF    | 18    |
| Output Capacitance: Q           | Co              |     | 8   | pF    | 18    |



# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 3, 4, 5, 10, 11, 17, 18) (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C; Vcc = 5.0V $\pm$ 10%)

| A.C. CHARACTERISTICS PARAMETER             | <del>-   -</del> | -10 ·    |          | -12      |        | -15 |        | -20             | -20            |          |               |
|--|------------------|----------|----------|----------|--------|-----|--------|-----------------|----------------|----------|---------------|
|  | SYM              | MIN      | MAX      | MIN      | MAX    | MIN | MAX    | MIN             | MAX            | UNITS    | NOTES         |
| Random READ or WRITE cycle time            | <sup>t</sup> RC  | 195      | <u> </u> | 230      |        | 260 |        | 330             |                | ns       | 6, 7          |
| READ-MODIFY-WRITE cycle time               | tRWC             | 220      |          | 255      |        | 295 |        | 370             |                | ns       |               |
| PAGE-MODE cycle time                       | <sup>t</sup> PC  | 90       |          | 100      |        | 120 |        | 170             | 1              | ns       | 6, 7          |
| Access time from RAS                       | †RAC             | <u> </u> | 100      |          | 120    |     | 150    |                 | 200            | ns       | 7, 8          |
| Access time from CAS                       | <sup>t</sup> CAC |          | 50       |          | 60     |     | 75     |                 | 120            | ns       | 7, 9          |
| RAS pulse width                            | <sup>t</sup> RAS | 100      | 10,000   | 120      | 10,000 | 150 | 10,000 | 200             | 10,000         | ns       |               |
| RAS hold time                              | †RSH             | 50       |          | 60       |        | 75  |        | 100             |                | ns       |               |
| RAS precharge time                         | tRP              | 80       | 20,000   | 90       | 20,000 | 100 | 20,000 | 120             | 20,000         | ns       |               |
| CAS pulse width                            | †CAS             | _50      | 10,000   | 60       | 10,000 | 75  | 10,000 | 120             | 10,000         | ns       |               |
| CAS hold time                              | tCSH             | 100      |          | 120      |        | 150 |        | 200             |                | ns       |               |
| CAS precharge time                         | <sup>t</sup> CPN | 25       |          | 25       |        | 30  |        | 35              |                | ns       | 19            |
| CAS precharge time (PAGE MODE)             | <sup>t</sup> CP  | 30       |          | 30       |        | 35  |        | 40              |                | ns       |               |
| RAS to CAS delay time                      | <sup>t</sup> RCD | 25       | 50       | 25       | 60     | 25  | 75     | 30              | 80             | ns       | 13            |
| Row address setup time                     | <sup>t</sup> ASR | 0        |          | 0        |        | 0   |        | 0               |                | ns       |               |
| Row address hold time                      | <sup>t</sup> RAH | 15       |          | 15       |        | 20  |        | 25              | 1 - 1          | ns       |               |
| Column address setup time                  | <sup>t</sup> ASC | 0        |          | 0        |        | 0   |        | 0               |                | ns       |               |
| Column address hold time                   | <sup>t</sup> CAH | 20       |          | 20       |        | 25  |        | 50              |                | ns       | <del></del> - |
| Column address hold time referenced to RAS | tAR              | 70       |          | 80       |        | 100 |        | 130             |                | ns       |               |
| READ command setup time                    | tRCS             | 0        |          | 0        |        | 0   |        | 0               | <del>   </del> | ns       |               |
| READ command hold time referenced to CAS   | tRCH             | 0        |          | 0        |        | 0   |        | 0               |                | ns       | 14            |
| READ command hold time referenced to RAS   | <sup>t</sup> RRH | 0        |          | 0        |        | 0   |        | 0               |                | ns       |               |
| Output buffer turn-off delay               | OFF              | 0        | 30       | 0        | 30     | 0   | 35     | 0               | 10             |          |               |
| WE command setup time                      | ¹wcs             | 0        |          | 0        | - 30   | 0   | 35     | <del>-0</del> - | 40             | ns       | 12            |
| WRITE command hold time                    | ¹WCH             | 35       |          | 40       |        | 45  |        | 60              | <del> </del>   | ns       | 16            |
| WRITE command hold time referenced to RAS  | †WCR             | 85       |          | 100      |        | 120 |        | 140             |                | ns<br>ns |               |
| WRITE command pulse width                  | <sup>t</sup> WP  | 35       |          | 40       |        | 45  |        |                 |                |          |               |
| WRITE command to RAS lead time             | ¹RWL             | 35       |          | 40       |        | 45  |        | 50              | <del> </del>   | ns       |               |
| WRITE command to CAS lead time             | tCWL             | 35       |          | 40       |        | 45  |        | 55              |                | ns       |               |
| Data-in setup time                         | tDS t            | 0        |          | 0        | +      | 0   |        | 55              |                | ns       | —             |
| Data-in hold time                          | ¹DH              | 35       |          | 40       |        | 45  |        | 0               |                | ns       | 15            |
| Data-in hold time<br>referenced to RAS     | <sup>t</sup> DHR | 85       |          | 100      |        | 120 |        | 55<br>135       |                | ns<br>ns | 15            |
| CAS to WE delay                            | tCWD             | 40       |          | 50       |        |     |        | 400             |                |          |               |
| RAS to WE delay                            | †RWD             | 90       | +        |          |        | 60  |        | 100             |                | ns       | 16            |
| Transition time (rise or fall)             | tT t             | 3        | 100      | 110<br>3 | 100    | 135 | 100    | 180             |                | ns       | 16            |
| Refresh period (256 cycles)                | ¹REF             | - 3      | 4        | _3       | 100    | 3   | 100    | 3               | 100            | ns       | 5, 17         |
| CAS to RAS setup time                      | †CRP             | 10       |          | 15       | 4      |     | 4      |                 | 4              | ms       |               |
| to to to octup time                        | CAF              | 10       |          | 15       |        | 20  |        | 20              |                | ns       | _             |


### **NOTES**

- 1. All voltages referenced to Vss.
- 2. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- An initial pause of 100μs is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
- 4. AC characteristics assume  ${}^{t}T = 5ns$ .
- 5. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C) is assured.
- 7. Measured with a load equivalent to 2 TTL gates and 100pF.
- 8. Assumes that <sup>t</sup>RCD < <sup>t</sup>RCD (MAX). If <sup>t</sup>RCD is greater than the maximum recommended value shown in this table, <sup>t</sup>RAC will increase by the amount that <sup>t</sup>RCD exceeds the value shown.
- 9. Assumes that  ${}^{t}RCD \ge {}^{t}RCD$  (MAX).
- 10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
- 11. If  $\overline{\text{CAS}} = V_{IL}$ , data output may contain data from the last valid READ cycle.
- 12. <sup>t</sup>OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.


- 13. Operation within the <sup>t</sup>RCD (MAX) limit ensures that <sup>t</sup>RAC (MAX) can be met. <sup>t</sup>RCD (MAX) is specified as a reference point only; if <sup>t</sup>RCD is greater than the specified <sup>t</sup>RCD (MAX) limit, then access time is controlled exclusively by <sup>t</sup>CAC.
- 14.  ${}^{t}RCH$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
- 15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
- 16. <sup>t</sup>WCS, <sup>t</sup>RWD and <sup>t</sup>CWD are restrictive operating parameters in late READ-WRITE and READ-MODIFY-WRITE cycles only. If <sup>t</sup>WCS ≥ <sup>t</sup>WCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If <sup>t</sup>CWD ≥ <sup>t</sup>CWD (MIN) and <sup>t</sup>RWD ≥ <sup>t</sup>RWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of Q (at access time and until CAS goes back to VIH) is indeterminate.
- 17. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 18. This parameter is sampled. Capacitance is calculated from the equation  $C = I^{dt}/dv$  with dv = 3V and VCC = 5V.
- 19. If  $\overline{\text{CAS}}$  is LOW at the falling edge of  $\overline{\text{RAS}}$ , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer,  $\overline{\text{CAS}}$  must be pulsed HIGH for <sup>t</sup>CPN.




### **READ CYCLE**




### **EARLY-WRITE CYCLE**



# **READ-WRITE CYCLE**(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




### **PAGE-MODE READ CYCLE**






### PAGE-MODE EARLY-WRITE CYCLE



### $\overline{\text{RAS-ONLY REFRESH CYCLE}}$ (ADDR = $A_0 - A_7$ )



DON'T CARE

₩ UNDEFINED