

**OKI semiconductor**

T-46-23-15

**MSM514100****4,194,304-Word x 1-Bit DYNAMIC RAM: FAST PAGE MODE TYPE****GENERAL DESCRIPTION**


The MSM514100 is a new generation dynamic RAM organized as 4,194,304-word x 1-bit. The technology used to fabricate the MSM514100 is OKI's CMOS silicon gate process technology. The device operates at a single +5 V power supply. Its I/O pins are TTL compatible.

**FEATURES**


- Silicon gate, quadruple polysilicon CMOS, 1 transistor memory cell
- 4,194,304-word x 1-bit organization
- 350 mil 26-pin plastic SOJ, 400 mil 20-pin plastic ZIP, 400 mil 18-pin plastic DIP
- Single +5 V power supply,  $\pm 10\%$  tolerance
- Input: TTL compatible
- Output: TTL compatible, tristate, nonlatch
- Refresh: 1024 cycles/16 ms
- Common I/O capability using Early Write operation
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  hidden refresh,  $\overline{\text{RAS}}$ -only refresh capability
- Multibit test mode capability
- Built-in  $V_{\text{BB}}$  generator circuit

| Family       | Access Time (Max) |                 |                  | Cycle Time (Min) | Power Dissipation |                       |
|--------------|-------------------|-----------------|------------------|------------------|-------------------|-----------------------|
|              | $t_{\text{RAC}}$  | $t_{\text{AA}}$ | $t_{\text{CAC}}$ |                  | Operating (Max)   | Standby (Max)         |
| MSM514100-70 | 70 ns             | 35 ns           | 20 ns            | 130 ns           | 550 mW            | 5.5 mW<br>(MOS level) |
| MSM514100-80 | 80 ns             | 40 ns           | 20 ns            | 160 ns           | 495 mW            |                       |
| MSM514100-10 | 100 ns            | 50 ns           | 25 ns            | 190 ns           | 440 mW            |                       |

**PIN CONFIGURATION (TOP VIEW)**



**FUNCTIONAL BLOCK DIAGRAM**



## ELECTRICAL CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS

| Rating                                  | Symbol    | Conditions               | Value          | Unit             | Notes |
|---|-----------|--------------------------|----------------|------------------|-------|
| Voltage on any pin relative to $V_{SS}$ | $V_T$     | $T_a = 25^\circ\text{C}$ | - 1.0 to + 7.0 | V                | 1     |
| Short circuit output current            | $I_{OS}$  | $T_a = 25^\circ\text{C}$ | 50             | mA               | 1     |
| Power dissipation                       | $P_D$     | $T_a = 25^\circ\text{C}$ | 1              | W                | 1     |
| Operating temperature                   | $T_{opr}$ | -                        | 0 to + 70      | $^\circ\text{C}$ | 1     |
| Storage temperature                     | $T_{stg}$ | -                        | - 55 to + 150  | $^\circ\text{C}$ | 1     |

## RECOMMENDED OPERATING CONDITIONS

 $(T_a = 0 \text{ to } +70^\circ\text{C})$ 

| Parameter          | Symbol   | Min   | Typ | Max | Unit | Notes |
|--------------------|----------|-------|-----|-----|------|-------|
| Supply voltage     | $V_{CC}$ | 4.5   | 5.0 | 5.5 | V    | 2     |
|                    | $V_{SS}$ | 0     | 0   | 0   | V    |       |
| Input high voltage | $V_{IH}$ | 2.4   | -   | 6.5 | V    | 2     |
| Input low voltage  | $V_{IL}$ | - 1.0 | -   | 0.8 | V    | 2     |

Notes: 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. All voltages are referenced to  $V_{SS}$ .

## ■ MSM514100 ■ ○ K I SEMICONDUCTOR GROUP

## DC CHARACTERISTICS

(V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0 to +70°C)

| Parameter   | Symbol           | Conditions  | MSM 514100-70 |                 | MSM 514100-80 |                 | MSM 514100-10 |                 | Unit | Notes |  |
|---|------------------|---|---------------|-----------------|---------------|-----------------|---------------|-----------------|------|-------|--|
|   |                  |   | Min           | Max             | Min           | Max             | Min           | Max             |      |       |  |
| Output high voltage                                   | V <sub>OH</sub>  | I <sub>OH</sub> = -5.0 mA   | 2.4           | V <sub>CC</sub> | 2.4           | V <sub>CC</sub> | 2.4           | V <sub>CC</sub> | V    |       |  |
| Output low voltage                                    | V <sub>OL</sub>  | I <sub>OL</sub> = 4.2 mA  | 0             | 0.4             | 0             | 0.4             | 0             | 0.4             | V    |       |  |
| Input leakage current                                 | I <sub>LI</sub>  | 0 V ≤ V <sub>I</sub> ≤ 6.5V;<br>all other pins<br>not under<br>test = 0 V   | -10           | 10              | -10           | 10              | -10           | 10              | μA   |       |  |
| Output leakage current                                | I <sub>LO</sub>  | D <sub>OUT</sub> = disable<br>0 V ≤ V <sub>O</sub> ≤ 5.5 V                  | -10           | 10              | -10           | 10              | -10           | 10              | μA   |       |  |
| Average power supply current (Operating)              | I <sub>CC1</sub> | RAS, CAS cycling,<br>t <sub>RC</sub> = min                                  | -             | 100             | -             | 90              | -             | 80              | mA   | 1, 2  |  |
| Power supply current (Standby)                        | I <sub>CC2</sub> | RAS = V <sub>IH</sub><br>CAS = V <sub>IH</sub><br>D <sub>OUT</sub> = Hz     | TTL           | -               | 2             | -               | 2             | -               | 2    | mA    |  |
|   |                  | MOS   | -             | 1               | -             | 1               | -             | 1               |      |       |  |
| Average power supply current (RAS-only refresh)       | I <sub>CC3</sub> | RAS cycling,<br>CAS = V <sub>IH</sub><br>t <sub>RC</sub> = min              | -             | 100             | -             | 90              | -             | 80              | mA   | 1, 2  |  |
| Power supply current (Standby)                        | I <sub>CC5</sub> | RAS = V <sub>IH</sub><br>CAS = V <sub>IL</sub><br>D <sub>OUT</sub> = enable | -             | 5               | -             | 5               | -             | 5               | mA   | 1     |  |
| Average power supply current (CAS before RAS refresh) | I <sub>CC6</sub> | RAS cycling,<br>CAS before RAS  | -             | 100             | -             | 90              | -             | 80              | mA   | 1     |  |
| Average power supply current (Fast page mode)         | I <sub>CC7</sub> | RAS = V <sub>IL</sub> ,<br>CAS cycling<br>t <sub>PC</sub> = min             | -             | 90              | -             | 80              | -             | 70              | mA   | 1, 3  |  |

Notes: 1. I<sub>CC</sub> depends on output loading and cycle rates. Specified values are obtained with the output open.

2. Measured by using no more than one address change while RAS = V<sub>IL</sub>.

3. Measured by using no more than one address change while CAS = V<sub>IH</sub>.

## CAPACITANCE

(T<sub>a</sub> = 25°C, f = 1 MHz)

| Parameter                                       | Symbol           | Conditions | Typ | Max | Unit |
|---|------------------|------------|-----|-----|------|
| Input capacitance (A0 to A10, D <sub>IN</sub> ) | C <sub>IN1</sub> | -          | -   | 6   | pF   |
| Input capacitance (RAS, CAS, WE)                | C <sub>IN2</sub> | -          | -   | 7   | pF   |
| Output capacitance (D <sub>OUT</sub> )          | C <sub>OUT</sub> | -          | -   | 7   | pF   |

## AC CHARACTERISTICS

(V<sub>CC</sub> = 5 V ± 10%, T<sub>a</sub> = 0 to +70°C)

Notes 1, 2, 3, 10

| Parameter   | Symbol            | MSM<br>514100-70                |                 | MSM<br>514100-80 |         | MSM<br>514100-10 |         | Unit | Notes |
|---|-------------------|---------------------------------|-----------------|------------------|---------|------------------|---------|------|-------|
|   |                   | Min                             | Max             | Min              | Max     | Min              | Max     |      |       |
|   |                   | Random read or write cycle time | t <sub>RC</sub> | 130              | -       | 160              | -       |      |       |
| Read/write cycle time   | t <sub>RWC</sub>  | 155                             | -               | 185              | -       | 220              | -       | ns   |       |
| Fast page mode cycle time   | t <sub>PC</sub>   | 45                              | -               | 50               | -       | 60               | -       | ns   |       |
| Fast page mode read/write cycle time                              | t <sub>PRWC</sub> | 75                              | -               | 80               | -       | 95               | -       | ns   |       |
| Access time from $\overline{\text{RAS}}$                          | t <sub>RAC</sub>  | -                               | 70              | -                | 80      | -                | 100     | ns   | 4. 5  |
| Access time from $\overline{\text{CAS}}$                          | t <sub>CAC</sub>  | -                               | 20              | -                | 20      | -                | 25      | ns   | 4. 5  |
| Access time from column address                                   | t <sub>AA</sub>   | -                               | 35              | -                | 40      | -                | 50      | ns   | 4. 6  |
| Access time from $\overline{\text{CAS}}$ precharge                | t <sub>CPA</sub>  | -                               | 40              | -                | 45      | -                | 55      | ns   | 4     |
| Output low impedance time from $\overline{\text{CAS}}$            | t <sub>CLZ</sub>  | 0                               | -               | 0                | -       | 0                | -       | ns   | 4     |
| Output buffer turn-off delay time                                 | t <sub>OFF</sub>  | 0                               | 20              | 0                | 20      | 0                | 25      | ns   | 7     |
| Transition time   | t <sub>T</sub>    | 3                               | 50              | 3                | 50      | 3                | 50      | ns   | 3     |
| Refresh period  | t <sub>REF</sub>  | -                               | 16              | -                | 16      | -                | 16      | ms   |       |
| $\overline{\text{RAS}}$ precharge time                            | t <sub>RP</sub>   | 50                              | -               | 70               | -       | 80               | -       | ns   |       |
| $\overline{\text{RAS}}$ pulse width                               | t <sub>RAS</sub>  | 70                              | 10,000          | 80               | 10,000  | 100              | 10,000  | ns   |       |
| $\overline{\text{RAS}}$ pulse width (Fast page mode)              | t <sub>RASP</sub> | 70                              | 100,000         | 80               | 100,000 | 100              | 100,000 | ns   |       |
| $\overline{\text{RAS}}$ hold time                                 | t <sub>RSH</sub>  | 20                              | -               | 20               | -       | 25               | -       | ns   |       |
| $\overline{\text{CAS}}$ precharge time                            | t <sub>CP</sub>   | 10                              | -               | 10               | -       | 10               | -       | ns   |       |
| $\overline{\text{CAS}}$ pulse width                               | t <sub>CAS</sub>  | 20                              | 10,000          | 20               | 10,000  | 25               | 10,000  | ns   |       |
| $\overline{\text{CAS}}$ hold time                                 | t <sub>CSH</sub>  | 70                              | -               | 80               | -       | 100              | -       | ns   |       |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t <sub>CRP</sub>  | 10                              | -               | 10               | -       | 10               | -       | ns   |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | t <sub>RCD</sub>  | 20                              | 50              | 22               | 60      | 25               | 75      | ns   | 5     |
| $\overline{\text{RAS}}$ to column address delay time              | t <sub>RAD</sub>  | 15                              | 35              | 17               | 40      | 20               | 50      | ns   | 6     |
| Row address set-up time   | t <sub>ASR</sub>  | 0                               | -               | 0                | -       | 0                | -       | ns   |       |
| Row address hold time   | t <sub>RAH</sub>  | 10                              | -               | 12               | -       | 15               | -       | ns   |       |
| Column address set-up time  | t <sub>ASC</sub>  | 0                               | -               | 0                | -       | 0                | -       | ns   |       |
| Column address hold time  | t <sub>CAH</sub>  | 15                              | -               | 15               | -       | 20               | -       | ns   |       |
| Column address hold time from $\overline{\text{RAS}}$             | t <sub>AR</sub>   | 55                              | -               | 55               | -       | 75               | -       | ns   |       |
| Column address to $\overline{\text{RAS}}$ lead time               | t <sub>RAL</sub>  | 35                              | -               | 40               | -       | 50               | -       | ns   |       |

## ■ MSM514100 ■ ——— ○ K I SEMICONDUCTOR GROUP

## AC CHARACTERISTICS (CONT.)


| Parameter   | Symbol    | MSM 514100-70 |     | MSM 514100-80 |     | MSM 514100-10 |     | Unit | Notes |
|---|-----------|---------------|-----|---------------|-----|---------------|-----|------|-------|
|   |           | Min           | Max | Min           | Max | Min           | Max |      |       |
| Read command set-up time  | $t_{RCS}$ | 0             | -   | 0             | -   | 0             | -   | ns   |       |
| Read command hold time  | $t_{RCH}$ | 0             | -   | 0             | -   | 0             | -   | ns   | 8     |
| Read command hold time reference to $\overline{RAS}$  | $t_{RRH}$ | 10            | -   | 10            | -   | 10            | -   | ns   | 8     |
| Write command set-up time   | $t_{WCS}$ | 0             | -   | 0             | -   | 0             | -   | ns   | 9     |
| Write command hold time   | $t_{WCH}$ | 15            | -   | 15            | -   | 20            | -   | ns   |       |
| Write command hold time from $\overline{RAS}$   | $t_{WCR}$ | 55            | -   | 60            | -   | 75            | -   | ns   |       |
| Write command pulse width   | $t_{WP}$  | 15            | -   | 15            | -   | 20            | -   | ns   |       |
| Write command to $\overline{RAS}$ lead time   | $t_{RWL}$ | 20            | -   | 20            | -   | 25            | -   | ns   |       |
| Write command to $\overline{CAS}$ lead time   | $t_{CWL}$ | 20            | -   | 20            | -   | 25            | -   | ns   |       |
| Data-in set-up time   | $t_{DS}$  | 0             | -   | 0             | -   | 0             | -   | ns   |       |
| Data-in hold time   | $t_{DH}$  | 15            | -   | 15            | -   | 20            | -   | ns   |       |
| Data-in hold time from $\overline{RAS}$   | $t_{DHR}$ | 55            | -   | 60            | -   | 75            | -   | ns   |       |
| $\overline{CAS}$ to $\overline{WE}$ delay time  | $t_{CWD}$ | 20            | -   | 20            | -   | 25            | -   | ns   | 9     |
| Column address to $\overline{WE}$ delay time  | $t_{AWD}$ | 35            | -   | 40            | -   | 50            | -   | ns   | 9     |
| $\overline{RAS}$ to $\overline{WE}$ delay time  | $t_{RWD}$ | 70            | -   | 80            | -   | 100           | -   | ns   | 9     |
| $\overline{CAS}$ active delay time from $\overline{RAS}$ precharge                              | $t_{RPC}$ | 10            | -   | 10            | -   | 10            | -   | ns   |       |
| $\overline{RAS}$ to $\overline{CAS}$ set-up time ( $\overline{CAS}$ before $\overline{RAS}$ )   | $t_{CSR}$ | 10            | -   | 10            | -   | 10            | -   | ns   |       |
| $\overline{RAS}$ to $\overline{CAS}$ hold time ( $\overline{CAS}$ before $\overline{RAS}$ )     | $t_{CHR}$ | 20            | -   | 20            | -   | 20            | -   | ns   |       |
| $\overline{CAS}$ precharge time (Refresh counter test)  | $t_{CPT}$ | 30            | -   | 40            | -   | 50            | -   | ns   |       |
| $\overline{WE}$ to $\overline{RAS}$ precharge time ( $\overline{CAS}$ before $\overline{RAS}$ ) | $t_{WRP}$ | 10            | -   | 10            | -   | 10            | -   | ns   |       |
| $\overline{WE}$ hold time from $\overline{RAS}$ ( $\overline{CAS}$ before $\overline{RAS}$ )    | $t_{WRH}$ | 20            | -   | 20            | -   | 20            | -   | ns   |       |
| $\overline{RAS}$ to $\overline{WE}$ set-up time (Test mode)                                     | $t_{WSR}$ | 10            | -   | 10            | -   | 10            | -   | ns   |       |
| $\overline{RAS}$ to $\overline{WE}$ hold time (Test mode)                                       | $t_{WHR}$ | 20            | -   | 20            | -   | 20            | -   | ns   |       |

- Notes: 1. An initial pause of 200 us is required after power-up followed by a minimum of 8 initialization cycles (examples:  $\overline{\text{RAS}}$ -only Refresh or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  Refresh) before proper device operation is achieved.
2. The AC measurements assume the transition time ( $t_T$ ) = 5 ns.
  3.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring the timing of the input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  4. Measured by using an equivalent load circuit of 2 TTL loads and 100pF.
  5. Operating within the  $t_{RCD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met. The spec.  $t_{RCD}$  (max.) is for reference only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max.) limit, access time is controlled exclusively by  $t_{CAC}$ .
  6. Operating within the  $t_{RAD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met. The spec.  $t_{RAD}$  (max.) is for reference only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max.) limit, access time is controlled exclusively by  $t_{AA}$ .
  7. The  $t_{OFF}$  (max.) spec. defines at which time the output data achieves a high impedance state and is not referenced to output voltage levels.
  8. Either the  $t_{RRH}$  or the  $t_{RCH}$  spec. must be satisfied for a proper read cycle.
  9. The specs  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet for reference only. If  $t_{WCS} \geq t_{WCS}$  (min.) the cycle is an Early Write cycle and the data out remains in a high impedance state throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}$  (min.),  $t_{RWD} \geq t_{RWD}$  (min.) and  $t_{AWD} \geq t_{AWD}$  (min.), the cycle is Read-Write and data out contains data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of data out is indeterminate at access time.
  10. Test Mode Feature:


The test mode is activated by executing a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle with  $\overline{\text{WE}}$  held at a low level ( $V_{IL}$ ). The device remains in the test mode until it is deactivated by executing a standard  $\overline{\text{RAS}}$ -only refresh or a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh with  $\overline{\text{WE}}$  held at a high level ( $V_{IH}$ ).

In the test mode, RA10, CA10 and CA0 are not used and the  $D_{IN}$  pin now accesses 8 bit locations. All 8 data bits can be written in parallel into the memory array, reducing test time by 1/8. When executing a read cycle all 8 data bits are gated throughout the internal exclusive OR logic and the result is presented at the  $D_{OUT}$  pin, thus if the data bits are equal, the  $D_{OUT}$  pin indicates a logical 1. If the data bits are not equal, the  $D_{OUT}$  pin indicates a logical 0. This additional internal operation delays access time by 5ns and should be added to the access time parameters if operating in the test mode.

READ CYCLE




WRITE CYCLE (EARLY WRITE)






### READ/WRITE CYCLE




4

### FAST PAGE MODE READ CYCLE




■ MSM514100 ■ ——— O K I SEMICONDUCTOR GROUP ———


FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



FAST PAGE MODE READ/WRITE CYCLE




**RAS-ONLY REFRESH CYCLE**




4


**CAS BEFORE RAS AUTO-REFRESH CYCLE**




HIDDEN REFRESH READ CYCLE



HIDDEN REFRESH WRITE CYCLE



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



4

## TEST MODE INITIATE CYCLE

