

MM54HC574/MM74HC574 TRI-STATE® Octal D-Type Edge-Triggered Flip-Flop

General Description

These high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the TRI-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system.

These devices are positive edge triggered flip-flops. Data at the D inputs, meeting the set-up and hold time requirements, are transferred to the Q outputs on positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.


The 54HC/74HC logic family is speed, function, and pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features

- Typical propagation delay: 18 ns
- Wide operating voltage range: 2V–6V
- Low input current: 1 μA maximum
- Low quiescent current: 80 μA maximum
- Compatible with bus-oriented systems
- Output drive capability: 15 LS-TTL loads

TRI-STATE® is a registered trademark of National Semiconductor Corp.

Connection Diagram



Order Number MM54HC574 or MM74HC574
54HCT574 (J) 74HCT574 (N, WM)

Truth Table

| Output Control | Clock | Data | Output |
|----------------|-------|------|----------------|
| L | ↑ | H | H |
| L | ↑ | L | L |
| L | L | X | Q ₀ |
| H | X | X | Z |

H = high level, L = low level
 X = don't care
 ↑ = transition from low-to-high
 Z = high impedance state
 Q₀ = the level of the output before steady state input conditions were established

MM54HC574/MM74HC574 TRI-STATE Octal D-Type Edge-Triggered Flip-Flop

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| | |
|---|-------------------------|
| Supply Voltage (V_{CC}) | -0.5 to +7.0V |
| DC Input Voltage (V_{IN}) | -1.5 to $V_{CC} + 1.5V$ |
| DC Output Voltage (V_{OUT}) | -0.5 to $V_{CC} + 0.5V$ |
| Clamp Diode Current (I_{IK}, I_{OK}) | ± 20 mA |
| DC Output Current, per pin (I_{OUT}) | ± 35 mA |
| DC V_{CC} or GND Current, per pin (I_{CC}) | ± 70 mA |
| Storage Temperature Range (T_{STG}) | -65°C to +150°C |
| Power Dissipation (P_D) (Note 3) | 600 mW |
| S.O. Package only | 500 mW |
| Lead Temperature (T_L) (Soldering 10 seconds) | 260°C |

Operating Conditions

| | Min | Max | Units |
|--|-----|----------|-------|
| Supply Voltage (V_{CC}) | 2 | 6 | V |
| DC Input or Output Voltage (V_{IN}, V_{OUT}) | 0 | V_{CC} | V |
| Operating Temp. Range (T_A) | | | |
| MM74HC | -40 | +85 | °C |
| MM54HC | -55 | +125 | °C |
| Input Rise or Fall Times (t_r, t_f) | | | |
| $V_{CC} = 2.0V$ | | 1000 | ns |
| $V_{CC} = 4.5V$ | | 500 | ns |
| $V_{CC} = 6.0V$ | | 400 | ns |

DC Electrical Characteristics (Note 4)

| Symbol | Parameter | Conditions | V_{CC} | $T_A = 25^\circ C$ | | | Units | |
|-----------------|--|---|----------|--------------------|-------------------------------------|--------------------------------------|---------|---------|
| | | | | Typ | 74HC $T_A = -40$ to $85^\circ C$ | 54HC $T_A = -55$ to $125^\circ C$ | | |
| V_{IH} | Minimum High Level Input Voltage | | 2.0V | 1.5 | 1.5 | 1.5 | V | |
| | | | 4.5V | 3.15 | 3.15 | 3.15 | V | |
| | | | 6.0V | 4.2 | 4.2 | 4.2 | V | |
| V_{IL} | Maximum Low Level Input Voltage** | | 2.0V | 0.5 | 0.5 | 0.5 | V | |
| | | | 4.5V | 1.35 | 1.35 | 1.35 | V | |
| | | | 6.0V | 1.8 | 1.8 | 1.8 | V | |
| V_{OH} | Minimum High Level Output Voltage | $V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 20 \mu A$ | 2.0V | 2.0 | 1.9 | 1.9 | V | |
| | | | 4.5V | 4.5 | 4.4 | 4.4 | V | |
| | | | 6.0V | 6.0 | 5.9 | 5.9 | V | |
| | | $V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 6.0$ mA $ I_{OUT} \leq 7.8$ mA | 4.5V | 4.2 | 3.98 | 3.84 | V | |
| | | | 6.0V | 5.7 | 5.48 | 5.2 | V | |
| | | | | | | | | |
| V_{OL} | Maximum Low Level Output Voltage | $V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 20 \mu A$ | 2.0V | 0 | 0.1 | 0.1 | V | |
| | | | 4.5V | 0 | 0.1 | 0.1 | V | |
| | | | 6.0V | 0 | 0.1 | 0.1 | V | |
| | | $V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 6.0$ mA $ I_{OUT} \leq 7.8$ mA | 4.5V | 0.2 | 0.26 | 0.33 | V | |
| | | | 6.0V | 0.2 | 0.26 | 0.33 | V | |
| | | | | | | | | |
| I_{IN} | Maximum Input Current | $V_{IN} = V_{CC}$ or GND | 6.0V | | ± 0.1 | ± 1.0 | μA | |
| I_{OZ} | Maximum TRI-STATE Output Leakage Current | $V_{OUT} = V_{CC}$ or GND $OC = V_{IH}$ | 6.0V | | ± 0.5 | ± 5.0 | μA | |
| I_{CC} | Maximum Quiescent Supply Current | $V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$ | 6.0V | | 8.0 | 80 | 160 | μA |
| ΔI_{CC} | Quiescent Supply Current per Input Pin | $V_{CC} = 5.5V$ $V_{IN} = 2.4V$ or 0.4V (Note 4) | OE | 1.0 | 1.5 | 1.8 | 2.0 | mA |
| | | | CLK | 0.6 | 0.8 | 1.0 | 1.1 | mA |
| | | | DATA | 0.4 | 0.5 | 0.6 | 0.7 | mA |

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V $\pm 10\%$ the worst-case output voltages (V_{OH} , and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case V_{IH} and V_{IL} occur at $V_{CC} = 5.5V$ and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst-case leakage current (I_{IN} , I_{CC} , and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

** V_{IL} limits are currently tested at 20% of V_{CC} . The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.

AC Electrical Characteristics $V_{CC} = 5V, T_A = 25^\circ C, t_r = t_f = 6 ns$


| Symbol | Parameter | Conditions | Typ | Guaranteed Limit | Units |
|--------------------|---------------------------------------|------------------------------------|-----|------------------|-------|
| f_{MAX} | Maximum Operating Frequency | | 60 | 33 | MHz |
| t_{PHL}, t_{PLH} | Maximum Propagation Delay, Clock to Q | $C_L = 45 pF$ | 17 | 27 | ns |
| t_{PZH}, t_{PZL} | Maximum Output Enable Time | $R_L = 1 k\Omega$ $C_L = 45 pF$ | 19 | 28 | ns |
| t_{PHZ}, t_{PLZ} | Maximum Output Disable Time | $R_L = 1 k\Omega$ $C_L = 5 pF$ | 14 | 25 | ns |
| t_S | Minimum Setup Time, Data to Clock | | 10 | 12 | ns |
| t_H | Minimum Hold Time, Clock to Data | | -3 | 5 | ns |
| t_W | Minimum Pulse Clock Width | | 8 | 15 | ns |

AC Electrical Characteristics $V_{CC} = 2.0-6.0V, C_L = 50 pF, t_r = t_f = 6 ns$ (unless otherwise specified)


| Symbol | Parameter | Conditions | V_{CC} | $T_A = 25^\circ C$ | | | Units | | |
|--------------------|---|----------------------|---------------|--------------------|-----------------------------------|------------------------------------|----------|-----|----|
| | | | | Typ | 74HC $T_A = -40 to 85^\circ C$ | 54HC $T_A = -55 to 125^\circ C$ | | | |
| f_{MAX} | Maximum Operating Frequency | $C_L = 50 pF$ | 2.0V | 33 | 28 | 23 | MHz | | |
| | | | | 4.5V | 30 | 20 | MHz | | |
| | | | | 6.0V | 35 | 23 | MHz | | |
| t_{PHL}, t_{PLH} | Maximum Propagation Delay, Clock to Q | $C_L = 50 pF$ | 2.0V | 18 | 30 | 38 | ns | | |
| | | | 2.0V | 51 | 155 | 194 | 233 | ns | |
| | | $C_L = 50 pF$ | 4.5V | 13 | 23 | 29 | 35 | ns | |
| | | | 4.5V | 19 | 31 | 47 | 47 | ns | |
| | | $C_L = 50 pF$ | 6.0V | 12 | 20 | 25 | 30 | ns | |
| | | | 6.0V | 18 | 27 | 34 | 41 | ns | |
| t_{PZH}, t_{PZL} | Maximum Output Enable Time | $R_L = 1 k\Omega$ | $C_L = 50 pF$ | 2.0V | 22 | 30 | 38 | ns | |
| | | | | 2.0V | 59 | 180 | 225 | 270 | ns |
| | | $C_L = 50 pF$ | 4.5V | 14 | 28 | 35 | 42 | ns | |
| | | | 4.5V | 20 | 36 | 45 | 54 | ns | |
| | | $C_L = 50 pF$ | 6.0V | 12 | 24 | 30 | 36 | ns | |
| | | | 6.0V | 18 | 31 | 39 | 47 | ns | |
| t_{PHZ}, t_{PLZ} | Maximum Output Disable Time | $R_L = 1 k\Omega$ | $C_L = 50 pF$ | 2.0V | 15 | 30 | 38 | ns | |
| | | | | 4.5V | 12 | 25 | 31 | 38 | ns |
| | | | | 6.0V | 10 | 21 | 27 | 32 | ns |
| t_S | Minimum Setup Time Data to Clock | | 2.0V | 6 | 12 | 15 | ns | | |
| | | | 4.5V | | 20 | 25 | 30 | ns | |
| | | | 6.0V | | 17 | 21 | 25 | ns | |
| t_H | Minimum Hold Time Clock to Data | | 2.0V | -1 | 5 | 6 | ns | | |
| | | | 4.5V | | 0 | 0 | 0 | ns | |
| | | | 6.0V | | 0 | 0 | 0 | ns | |
| t_{THL}, t_{TLH} | Maximum Output Rise and Fall Time | $C_L = 50 pF$ | 2.0V | 6 | 12 | 15 | ns | | |
| | | | 4.5V | 7 | 12 | 15 | ns | | |
| | | | 6.0V | 6 | 10 | 13 | ns | | |
| t_W | Minimum Clock Pulse Width | | 2.0V | 30 | 15 | 20 | ns | | |
| | | | 4.5V | 9 | 16 | 20 | ns | | |
| | | | 6.0V | 8 | 14 | 18 | ns | | |
| t_r, t_f | Maximum Clock Input Rise and Fall Time | | 2.0V | | 1000 | 1000 | ns | | |
| | | | 4.5V | | 500 | 500 | ns | | |
| | | | 6.0V | | 400 | 400 | ns | | |
| C_{PD} | Power Dissipation Capacitance (Note 5) (per latch) | OC = VCC OC = GND | | 5 58 | | | pF pF | | |
| C_{IN} | Maximum Input Capacitance | | | 5 | 10 | 10 | 10 | pF | |
| C_{OUT} | Maximum Output Capacitance | | | 15 | 20 | 20 | 20 | pF | |

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.

Physical Dimensions inches (millimeters) unless otherwise noted



Dual-In Line Package (J)
Order Number MM54HC574J
NS Package J20A



Dual-In Line Package (N)
Order Number MM74HC574N
NS Package N20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| | | | | |
|--|---|---|--|--|
| | National Semiconductor Corporation Americas Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 Email: support@nsc.com | National Semiconductor Europe Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 180-530 85 85 English Tel: +49 (0) 180-532 78 32 Français Tel: +49 (0) 180-532 93 58 Italiano Tel: +49 (0) 180-534 16 80 | National Semiconductor Southeast Asia Fax: (852) 2376 3901 Email: sea.support@nsc.com | National Semiconductor Japan Ltd. Tel: 81-3-5620-7561 Fax: 81-3-5620-6179 |
| | http://www.national.com | | | |

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.