

August 1984 Revised February 1999

## MM74HC4060 14 Stage Binary Counter

### **General Description**

The MM74HC4060 is a high speed binary ripple carry counter. These counters are implemented utilizing advanced silicon-gate CMOS technology to achieve speed performance similar to LS-TTL logic while retaining the low power and high noise immunity of CMOS.

The MM74HC4060 is a 14-stage counter, which device increments on the falling edge (negative transition) of the input clock, and all their outputs are reset to a low level by applying a logical high on their reset input. The MM74HC4060 also has two additional inputs to enable easy connection of either an RC or crystal oscillator.

This device is pin equivalent to the CD4060. All inputs are protected from damage due to static discharge by protection diodes to  $V_{\rm CC}$  and ground.

### **Features**


- Typical propagation delay: 16 ns
- Wide operating voltage range: 2–6V
- Low input current: 1 μA maximum
- Low guiescent current: 80 µA maximum (74 Series)
- Output drive capability: 10 LS-TTL loads

### **Ordering Code:**

Order Number	Package Number	Package Description				
MM74HC4060M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow				
MM74HC4060SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
MM74HC4060MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
MM74HC4060N	N16F	16-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-001_0.300" Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagram**



## Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC}$ +1.5 $V$
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC}$ $+0.5V$
Clamp Diode Current (I <sub>CD</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW

 $\label{eq:local_$ 

# Recommended Operating Conditions

	Min	Max	Units				
Supply Voltage (V <sub>CC</sub> )	2	6	V				
DC Input or Output Voltage							
$(V_{IN}, V_{OUT})$	0	$V_{CC}$	V				
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C				
Input Rise or Fall Times							
$(t_r, t_f) \ V_{CC} = 2.0V$		1000	ns				
$V_{CC} = 4.5V$		500	ns				
$V_{CC} = 6.0V$		400	ns				
Note 1: Maximum Ratings are those values be	Note 1: Maximum Ratings are those values beyond which damage to the						

device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating: plastic "N" package:

-12 mW/°C from 65°C to 85°C.

## DC Electrical Characteristics (Note 4)

Symbol	Parameter		Conditions	V <sub>cc</sub>	T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}\text{C}$		Units		
Symbol	Faiaiii	ietei	Conditions	*cc	Тур		Guaranteed L	imits	Units		
V <sub>IH</sub>	Minimum HIGH			2.0V		1.5	1.5	1.5	V		
	Level Voltage			4.5V		3.15	3.15	3.15	V		
	(Not Applicable t	o Pins 9 & 10)		6.0V		4.2	4.2	4.2	V		
V <sub>IL</sub>	Maximum LOW I	Level		2.0V		0.5	0.5	0.5	V		
	Input Voltage			4.5V		1.35	1.35	1.35	V		
	(Not Applicable to Pins 9 & 10)			6.0V		1.8	1.8	1.8	V		
V <sub>OH</sub>	Minimum HIGH I	Level	$V_{IN} = V_{IH}$ or $V_{IL}$								
	Output Voltage		$ I_{OUT}  \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	V		
				4.5V	4.5	4.4	4.4	4.4	V		
				6.0V	6.0	5.9	5.9	5.9	V		
		Except Pins	$V_{IN} = V_{IH}$ or $V_{IL}$								
		9 & 10	$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V		
			$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V		
		Pins	$V_{IN} = V_{IH}$ or $V_{IL}$			3.98	3.84	3.7	V		
		9 & 10	$ I_{OUT}  = 0.4 \text{ mA}$			5.48	5.34	5.2	V		
			$ I_{OUT}  = 0.52 \text{ mA}$								
$V_{OL}$	Maximum LOW Level		$V_{IN} = V_{IH}$ or $V_{IL}$								
	Output Voltage		$ I_{OUT}  \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	V		
				4.5V	0	0.1	0.1	0.1	V		
				6.0V	0	0.1	0.1	0.1	V		
		Except Pins	$V_{IN} = V_{IH}$ or $V_{IL}$								
		9 & 10	$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V		
			$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V		
		Pins	$V_{IN} = V_{IH}$ or $V_{IL}$			0.26	0.33	0.4	V		
		9 & 10	$ I_{OUT}  = 0.4 \text{ mA}$			0.26	0.33	0.4	V		
			$ I_{OUT}  = 0.52 \text{ mA}$								
I <sub>IN</sub>	Maximum Input	Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μА		
Icc	Maximum Quies	cent	V <sub>IN</sub> = V <sub>CC</sub> or GND								
	Supply Current		$I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μΑ		

Note 4: For a power supply of 5V  $\pm$ 10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>O2</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

## **AC Electrical Characteristics**

 $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 15$  pF,  $t_r = t_f = 6$  ns

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Clock Frequency			30	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	(Note 5)	40	20	ns
	Delay to Q <sub>4</sub>				
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		16	40	ns
	Delay to any Q				
t <sub>REM</sub>	Minimum Reset		10	20	ns
	Removal Time				
t <sub>W</sub>	Minimum Pulse Width		10	16	ns


### **AC Electrical Characteristics**


 $\rm V_{CC}\,{=}\,2.0V$  to 6.0V,  $\rm C_L\,{=}\,50$  pF,  $\rm t_f\,{=}\,t_f\,{=}\,6$  ns (unless otherwise specified)


Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	T <sub>A</sub> = -55 to 125°C	Units
Cyllibol				Тур	Guaranteed Limits			
f <sub>MAX</sub>	Maximum Operating		2.0V		6	5	4	MHz
	Frequency		4.5V		30	24	20	MHz
			6.0V		35	28	24	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		2.0V	120	380	475	171	ns
	Delay Clock to Q <sub>4</sub>		4.5V	42	76	95	114	ns
			6.0V	35	65	81	97	ns
t <sub>PHL</sub>	Maximum Propagation		2.0V	72	240	302	358	ns
	Delay Reset to any Q		4.5V	24	48	60	72	ns
			6.0V	20	41	51	61	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		2.0V		125	156	188	ns
	Delay Between Stages		4.5V		25	31	38	ns
	Q <sub>n</sub> to Q <sub>n+1</sub>		6.0V		21	26	31	ns
t <sub>REM</sub>	Minimum Reset		2.0V		100	125	150	ns
	Removal Time		4.5V		20	25	30	ns
			6.0V		17	21	25	ns
t <sub>W</sub>	Minimum Pulse Width		2.0V		80	100	120	ns
			4.5V		16	20	24	ns
			6.0V		14	17	20	ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and		2.0V		1000	1000	1000	ns
	Fall Time		4.5V		500	500	500	ns
			6.0V		400	400	400	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise		2.0V	30	75	95	110	ns
	and Fall Time		4.5V	10	15	19	22	ns
			6.0V	9	13	16	19	ns
C <sub>PD</sub>	Power Dissipation	(per package)		55				pF
	Capacitance (Note 6)							
C <sub>IN</sub>	Maximum Input			5	10	10	10	pF
	Capacitance							

Note 5: Typical Propagation delay time to any output can be calculated using:  $t_p = 17+12(N-1)$  ns; where N is the number of the output,  $Q_W$ , at  $V_{CC} = 5V$ .

Note 6:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f+I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f+I_{CC}$ .







#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) $\frac{0.740 - 0.780}{(18.80 - 19.81)}$ 0.090 (2.286)**16 15 14 13 12 11 10 9** 16 15 INDEX AREA 0.250 ± 0.010 $\overline{(6.350 \pm 0.254)}$ PIN NO. 1 PIN NO. 1 1 2 3 4 5 6 7 8 1 2 IDENT OPTION 01 OPTION 02 $\frac{0.065}{(1.651)}$ $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ $\frac{0.060}{(1.524)}$ TYP 0.300 - 0.320 4° TYP OPTIONAL (7.620 - 8.128)0.145 - 0.200 (3.683 - 5.080)95°±5° 0.008 = 0.016 (0.203 = 0.406) TYP 90°±4° TYP 0.020 $\frac{0.280}{(7.112)}$ (0.508)0.125 - 0.150 (3.175 - 3.810) 0.030 ± 0.015 MIN $(0.762 \pm 0.381)$ $\frac{0.014 - 0.023}{(0.356 - 0.584)}$ 0.100 ± 0.010

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

0.050 ± 0.010

(1.270 ± 0.254)

 $(2.540 \pm 0.254)$ 

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N16E (REV F)