

MM54HC221A/MM74HC221A **Dual Non-Retriggerable Monostable Multivibrator**

General Description

The MM54/74HC221A high speed monostable multivibrators (one shots) utilize advanced silicon-gate CMOS technology. They feature speeds comparable to low power Schottky TTL circuitry while retaining the low power and high noise immunity characteristic of CMOS circuits.

Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken low resets the one shot. The 'HC221A can be triggered on the positive transition of the clear while A is held low and B is held high.

The 'HC221A is a non-retriggerable, and therefore cannot be retriggered until the output pulse times out.

Pulse width stability over a wide range of temperature and supply is achieved using linear CMOS techniques. The output pulse equation is simply: $PW = (R_{EXT}) (C_{EXT})$; where PW

Connection Diagram

Dual-In-Line Package R_{EXT} C_{EXT} CI B2 CEXT2 Rext2 Cext GND CIR 02 TL/F/5325-1 **Top View**

Order Number MM54HC221A or MM74HC221A

Truth Table

	Inputs	Outputs			
Clear	Α	В	Q	Q	
L	х	x	L	н	
Х	н	х	L	н	
Х	Х	L	L	н	
Н	L	1	л	T	
Н	\downarrow	н	л	T	
1	L	н	л	J	

is in seconds, R is in ohms, and C is in farads. All inputs are protected from damage due to static discharge by diodes to V_{CC} and ground.

Features

- Typical propagation delay: 40 ns
- Wide power supply range: 2V-6V
- Low quiescent current: 80 µA maximum (74HC Series)
- Low input current: 1 μA maximum
- Fanout of 10 LS-TTL loads
- Simple pulse width formula T = RC
- Wide pulse range: 400 ns to ∞ (typ)
- Part to part variation: ±5% (typ)
- Schmitt Trigger A & B inputs enable infinite signal input rise or fall times



MM54HC221A/MM74HC221A Dual Non-Retriggerable Monostable Multivibrator

© 1995 National Semiconductor Corporation TL/F/5325

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (V_{CC})

DC Input Voltage (VIN)

Power Dissipation (P_D) (Note 3)

S.O. Package only

Lead Temperature

DC Output Voltage (V_{OUT})

Clamp Diode Current (I_{IK}, I_{OK})

DC Output Current, per pin (I_{OUT})

DC V_{CC} or GND Current, per pin (I_{CC})

Storage Temperature Range (T_{STG})

(T_L) (Soldering 10 seconds)

500 mW

260°C

-1.5V to $V_{CC}\!+\!1.5V$

-0.5V to $V_{CC}\!+\!0.5V$

Operating Conditions

ces are required,		Min	Max	Units
conductor Sales	Supply Voltage (V _{CC})	2	6	V
I specifications.	DC Input or Output Voltage	0	V _{CC}	V
-0.5V to $+7.0V$	(V _{IN} , V _{OUT})			
1.5V to V _{CC} +1.5V	Operating Temp. Range (T _A)			
0.5V to V _{CC} +0.5V	MM74HC	-40	+85	°C
+ 20 mA	MM54HC	-55	+ 125	°C
\pm 25 mA	Maximum Input Rise and Fall Time (Clear Input)			
\pm 50 mA	V _{CC} =2.0V		1000	ns
-65°C to +150°C	V _{CC} =4.5V		500	ns
	V _{CC} =6.0V		400	ns
600 mW				

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v _{cc}	T _A =25°C		74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
				Тур		Guaranteed Limits		
V _{IH}	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
VIL	Maximum Low Level Input Voltage		2.0V 4.5V 6.0V		0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V V V
V _{OH}	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \ \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	v v
V _{OL}	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \ \mu \text{A}$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
			4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	v v
I _{IN}	Maximum Input Current (Pins 7, 15)	$V_{IN} = V_{CC}$ or GND	6.0V		±0.5	±5.0	±5.0	μΑ
I _{IN}	Maximum Input Current (all other pins)	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (standby)	$V_{IN} = V_{CC} \text{ or GND}$ $I_{OUT} = 0 \ \mu A$	6.0V		8.0	80	160	μΑ
ICC	Maximum Active Supply Current (per monostable)	$V_{IN} = V_{CC} \text{ or GND}$ R/C _{EXT} = 0.5V _{CC}	2.0V 4.5V 6.0V	36 0.33 0.7	80 1.0 2.0	110 1.3 2.6	130 1.6 3.2	μA mA mA

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C. Note 4: For a power supply of 5V \pm 10% the worst-case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case V_{IH} and V_{IL} occur at V_{CC}=5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst-case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

AC Electrical Characteristics v_{CC} =5V, T_A =25°C, C_L =15 pF, t_r = t_f =6 ns									
Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units				
t _{PLH}	Maximum Trigger Propagation Delay A, B or Clear to Q		22	36	ns				
t _{PHL}	Maximum Trigger Propagation Delay A, B or Clear to \overline{Q}		25	42	ns				
t _{PHL}	Maximum Propagation Delay Clear to Q		20	31	ns				
t _{PLH}	Maximum Propagation Delay Clear to \overline{Q}		22	33	ns				
t _W	Minimum Pulse Width A, B or Clear		14	26	ns				
t _{REM}	Minimum Clear Removal Time			0	ns				
t _{WQ} (MIN)	Minimum Output Pulse Width	C _{EXT} =28 pF R _{EXT} =2 kΩ	400		ns				
t _{WQ}	Output Pulse Width	$C_{EXT} = 1000 \text{ pF}$ $R_{EXT} = 10 \text{ k}\Omega$	10		μs				

AC Electrical Characteristics $c_L{=}50~\text{pF},~t_f{=}6~\text{ns}(\text{unless otherwise specified})$

Symbol	Parameter	Conditions		vcc	T _A =25°C		74HC T _A = - 40 to 85°C	54HC T _A = - 55 to 125°C	Units
					Typ Guaranteed Limits				
t _{PLH}	Maximum Trigger Propagation Delay A, B or Clear to Q			2.0V 4.5V 6.0V	77 26 21	169 42 32	194 51 39	210 57 44	ns ns ns
t _{PHL}	Maximum Trigger Propagation Delay A, B or Clear to \overline{Q}			2.0V 4.5V 6.0V	88 29 24	197 48 38	229 60 46	250 67 51	ns ns ns
t _{PHL}	Maximum Propagation Delay Clear to Q			2.0V 4.5V 6.0V	54 23 19	114 34 28	132 41 33	143 45 36	ns ns ns
t _{PLH}	Maximum Propagation Delay Clear to Q			2.0V 4.5V 6.0V	56 25 20	116 36 29	135 42 34	147 46 37	ns ns ns
t _W	Minimum Pulse Width A, B, Clear			2.0V 4.5V 6.0V	57 17 12	123 30 21	144 37 27	157 42 30	ns ns ns
t _{REM}	Minimum Clear Removal Time			2.0V 4.5V 6.0V		0 0 0	0 0 0	0 0 0	ns ns ns
t _{TLH} , t _{THL}	Maximum Output Rise and Fall Time			2.0V 4.5V 6.0V	30 8 7	75 15 13	95 19 16	110 22 19	ns ns ns
t _{WQ(MIN)}	Minimum Output Pulse Width	$C_{EXT} = 28 \text{ pF}$ $R_{EXT} = 2 \text{ k}\Omega$ $R_{EXT} = 6 \text{ k}\Omega (V_{CC} = 2V)$		2.0V 4.5V 6.0V	1.5 450 380				μs ns ns
t _{WQ}	Output Pulse Width	C _{EXT} =0.1 μF R _{EXT} =10 kΩ	Min	5.0V	1	0.9	0.86	0.85	ms
C _{PD}	Power Dissipation Capacitance (Note 5)		Max	5.0V	1 87	1.1	1.14	1.15	pF
C _{IN}	Maximum Input Capacitance (Pins 7 & 15)				12	20	20	20	pF
C _{IN}	Maximum Input Capacitance (other inputs)				6	10	10	10	pF
Note 5: CPD determines the no load dynamic power consumption, PD=CPD VCC ² f+ICC VCC, and the no load dynamic current consumption, IS=CPD VCCf+ICC.									



TRIGGER OPERATION

As shown in Figure 1 and the logic diagram before an input trigger occurs, the monostable is in the guiescent state with the Q output low, and the timing capacitor C_{EXT} completely charged to V_{CC}. When the trigger input A goes from V_{CC} to GND (while inputs B and clear are held to V_{CC}) a valid trigger is recognized, which turns on comparator C1 and Nchannel transistor N1 O. At the same time the output latch is set. With transistor N1 on, the capacitor $C_{\mbox{\scriptsize EXT}}$ rapidly discharges toward GND until V_{REF1} is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor C_{EXT} begins to charge through the timing resistor, R_{EXT}, toward V_{CC}. When the voltage across C_{EXT} equals V_{BEF2}, comparator C2 changes state causing the output latch to reset (Q goes low) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

A valid trigger is also recognized when trigger input B goes from GND to V_{CC} (while input A is at GND and input clear is at V_{CC} $^{\odot}$). The 'HC221 can also be triggered when clear goes from GND to V_{CC} (while A is at Gnd and B is at V_{CC} $^{\odot}$).

It should be noted that in the quiescent state C_{EXT} is fully charged to V_{CC} causing the current through resistor R_{EXT} to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the 'HC221 is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of $C_{\text{EXT}}, R_{\text{EXT}}$, or the duty cycle of the input wave-form.

The 'HC221 is non-retriggerable and will ignore input transitions on A and B until it has timed out B and B.

RESET OPERATION

These one shots may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on clear sets the reset latch and causes the capacitor to be fast charged to V_{CC} by turning on transistor Q1 ⑤. When the voltage on the capacitor reaches V_{REF2}, the reset latch will clear and then be ready to accept another pulse. If the clear input is held low, any trigger inputs that occur will be inhibited and the Q and $\overline{\rm Q}$ outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the Clear input, the output pulse T can be made significantly shorter than the minimum pulse width specification.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.