REV 1 1/10/96 **MCM6226BA** 


# 128K x 8 Bit Static Random **Access Memory**


The MCM6226BA is a 1,048,576 bit static random access memory organized as 131,072 words of 8 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6226BA is equipped with both chip enable ( $\overline{E1}$  and E2) and output enable ( $\overline{G}$ ) pins, allowing for greater system flexibility and eliminating bus contention problems.

The MCM6226BA is available in a 400 mil, 32 lead surface-mount SOJ package.

- Single 5 V ± 10% Power Supply
- Fast Access Times: 20/25/35 ns
- Equal Address and Chip Enable Access Times
- All Inputs and Outputs are TTL Compatible
- Three State Outputs
- Low Power Operation: 160/140/115 mA Maximum, Active AC





<0

PIN NAMES						
W   G   E1, E2   DQ   NC   V <sub>CC</sub>	Chip Enables Data Inputs/Outputs No Connection					



## **BLOCK DIAGRAM**

#### TRUTH TABLE

Ē1	E2	G	Ŵ	Mode	I/O Pin	Cycle	Current
н	х	X	х	Not Selected	High-Z	_	ISB1, ISB2
X	L	Х	X	Not Selected	High-Z		ISB1, ISB2
L	н	н	н	Output Disabled	High–Z		ICCA
L	н	L	н	Read	Dout	Read	ICCA
L	н	х	L	Write	D <sub>in</sub>	Write	ICCA

H = High, L = Low, X = Don't Care

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to VSS	Vcc	- 0.5 to 7.0	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>CC</sub>	V <sub>in</sub> , V <sub>out</sub>	- 0.5 to V <sub>CC</sub> + 0.5	V
Output Current (per I/O)	lout	± 20	mA
Power Dissipation	PD	1.0	w
Temperature Under Bias	T <sub>bias</sub>	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

## **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.5	V
Input High Voltage	VIH	2.2	V <sub>CC</sub> + 0.3**	V
Input Low Voltage	VIL	- 0.5*	0.8	V

\* V<sub>IL</sub> (min) = -0.5 V dc; V<sub>IL</sub> (min) = -2.0 V ac (pulse width  $\leq 20$  ns).

\*\* VIH (max) = V<sub>CC</sub> + 0.3 V dc; VIH (max) = V<sub>CC</sub> + 2 V ac (pulse width  $\leq$  20 ns).

## DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to $V_{CC}$ )		likg(l)		± 1	μA
Output Leakage Current ( $\overline{E}^* = V_{IH}$ , $V_{out} = 0$ to $V_{CC}$ )		l <sub>lkg</sub> (O)	_	±1	μA
AC Active Supply Current ( $I_{out} = 0 \text{ mA}$ , all inputs = $V_{IL}$ or $V_{IH}$ , $V_{IL} = 0$ , $V_{IH} \ge 3 \text{ V}$ , cycle time $\ge t_{AVAV}$ min, $V_{CC} = \text{max}$ )	MCM6226BA–20: t <sub>AVAV</sub> = 20 ns MCM6226BA–25: t <sub>AVAV</sub> = 25 ns MCM6226BA–35: t <sub>AVAV</sub> = 35 ns	ICCA	 	150 130 120	mA
AC Standby Current ( $V_{CC} = max$ , $\overline{E}^* = V_{IH}$ , $f = f_{max}$ )	MCM6226BA-20: t <sub>AVAV</sub> = 20 ns MCM6226BA-25: t <sub>AVAV</sub> = 25 ns MCM6226BA-35: t <sub>AVAV</sub> = 35 ns	I <sub>SB1</sub>		35 30 25	mA
CMOS Standby Current ( $\overline{E}^* \ge V_{CC} - 0.2 \text{ V}, V_{in} \le V_{SS}$ or $\ge V_{CC} - 0.2 \text{ V}, V_{CC} = \max, f = 0 \text{ MHz}$ )	+ 0.2 V	ISB2	—	5	mA
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)	<u>, , , , , , , , , , , , , , , , , </u>	VOL	_	0.4	V
Output High Voltage (I <sub>OH</sub> = - 4.0 mA)		VOH	2.4		V

\*E1 and E2 are represented by  $\overline{E}$  in this data sheet. E2 is of opposite polarity to  $\overline{E1}$ .

## CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T<sub>A</sub> = 25°C, Periodically Sampled Rather Than 100% Tested)

	Symbol	Тур	Max	Unit	
Input Capacitance	All Inputs Except Clocks and DQs $\overline{E1}$ , E2, $\overline{G}$ , and $\overline{W}$	C <sub>in</sub> C <sub>ck</sub>	4 5	6 8	pF
I/O Capacitance	DQ	C <sub>I/O</sub>	5	8	pF

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

Input Pulse Levels 0 to 3.	0 V G
Input Rise/Fall Time 2	ns
Input Timing Measurement Reference Level 1.	5 V

Output Timing Measurement Reference Level Output Load .....



#### **READ CYCLE TIMING** (See Notes 1, 2, and 3)

		MCM622	26BA-20	MCM6226BA-25		MCM622	6 <b>BA</b> -35		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	20	—	25	- (	35	_	ns	4
Address Access Time	<sup>t</sup> AVQV		20	—	25	- 4	35	ns	
Enable Access Time	<sup>t</sup> ELQV		20	- <	25		35	ns	5
Output Enable Access Time	<sup>t</sup> GLQV		7	-	8	—	8	ns	
Output Hold from Address Change	taxqx	5	—	5	—	5	_	ns	
Enable Low to Output Active	<sup>t</sup> ELQX	5		5		5	_	ns	6, 7, 8
Output Enable Low to Output Active	<sup>t</sup> GLQX	0		0	_	0	_	ns	6, 7, 8
Enable High to Output High–Z	<sup>t</sup> EHQZ	0	T	0	8	0	8	ns	6, 7, 8
Output Enable High to Output High-Z	<sup>t</sup> GHQZ	0	7	0	8	0	8	ns	6, 7, 8
NOTES:	A	Ø	•		1	•		L	

1. W is high for read cycle.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3.  $\overline{E1}$  and E2 are represented by  $\overline{E}$  in this data sheet. E2 is of opposite polarity to  $\overline{E1}$ .

4. All timings are referenced from the last valid address to the first transitioning address.


5. Addresses valid prior to or coincident with E going low.

6. At any given voltage and temperature, tEHOZ max is less than tELOX min, and tGHQZ max is less than tGLQX min, both for a given device and from device to device.

7. Transition is measured  $\pm$  500 mV from steady-state voltage with load of Figure 1B.

8. This parameter is sampled and not 100% tested.

9. Device is continuously selected ( $\overline{E} \leq V_{IL}, \overline{G} \leq V_{IL}$ ).




## Figure 1A



#### **TIMING LIMITS**

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.



#### WRITE CYCLE 1 (W Controlled, See Notes 1, 2, 3, and 4)

		MCM622	26BA-20 MCM6226BA-25 MCM6226BA-35		MCM6226BA-35				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	20		25	_	35	—	ns	5
Address Setup Time	<sup>t</sup> AVWL	0	—	0	—	0		ns	
Address Valid to End of Write	tavwh	15		17	—	20	—	ns	
Write Pulse Width	<sup>t</sup> WLWH, <sup>t</sup> WLEH	15	—	17	-	20	_	ns	
Data Valid to End of Write	tD/WH	9	—	10	-	11	_	ns	
Data Hold Time	<sup>t</sup> WHDX	0		0	_	0	- 6	ns	
Write Low to Data High-Z	<sup>t</sup> WLQZ	0	7	0	8	0	8	ns	6, 7, 8
Write High to Output Active	twhox	5		5	·	5	$\bigcirc$	ns	6, 7, 8
Write Recovery Time	twhax	0	_	0		0	— —	ns	

NOTES:

1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3.  $\overline{E1}$  and E2 are represented by  $\overline{E}$  in this data sheet. E2 is of opposite polarity to  $\overline{E1}$ .


4. If G goes low coincident with or after W goes low, the output will remain in a high-impedance state.

5. All timings are referenced from the last valid address to the first transitioning address.

6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.

7. This parameter is sampled and not 100% tested.

8. At any given voltage and temperature, twild may be than twild may be the twild a second form device to device.



WRITE CYCLE 1 (W Controlled See Notes 1, 2, 3, and 4)

#### WRITE CYCLE 2 (E Controlled, See Notes 1, 2, 3, and 4)

		MCM62	26BA20	MCM622	26BA-25	MCM622	6BA-35		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	<sup>t</sup> AVAV	20	_	25		35	_	ns	5
Address Setup Time	<sup>t</sup> AVEL	0		0		0	_	ns	
Address Valid to End of Write	<sup>t</sup> AVEH	15	-	17	-	20	—	ns	
Enable to End of Write	<sup>t</sup> ELEH, <sup>t</sup> ELWH	15	-	17	-	20		ns	6, 7
Write Pulse Width	tWLEH	15	-	17	- 1	20	_	ns	$\bigcirc$
Data Valid to End of Write	<sup>t</sup> DVEH	9	<u> </u>	10	-	11	—	ns	
Data Hold Time	<sup>t</sup> EHDX	0	<u> </u>	0	-	0		ns	
Write Recovery Time	<sup>t</sup> EHAX	0		0		0		ns	

NOTES:

1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.


3.  $\overline{E1}$  and E2 are represented by  $\overline{E}$  in this data sheet. E2 is of opposite polarity to  $\overline{E1}$ .

4. If G goes low coincident with or after W goes low, the output will remain in a high-impedance state.


5. All timings are referenced from the last valid address to the first transitioning address.

6. If E goes low coincident with or after W goes low, the output will remain in a high-impedance state:

7. If  $\vec{E}$  goes high coincident with or before  $\vec{W}$  goes high, the output will remain in a high-impedance state.



#### 32 LEAD 400 MIL SOJ CASE 857A-02



the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola an engligent regarding the design or manufacture of the part. Motorola and ( $\widehat{W}$ ) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Ł


ARCHINE DOCUMENT. NOT FOR MENDESICH How to reach us: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MOTOROLA

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design\_NET.com

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298





1

į