# 1M×1 CMOS Dynamic RAM **Nibble Mode**

The MCM511001A is a 1.0μ CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost. The fast nibble mode feature allows high-speed serial access of up to 4 bits of data.

The MCM511001A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil dual-in-line plastic package (DIP), a 300-mil SOJ plastic package, and a 100-mil zig-zag in-line plastic package (ZIP).


- Three-State Data Output
- Common I/O with Early Write
- Fast Nibble Mode
- Test Mode
- TTL-Compatible Inputs and Output
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle, 8 ms Refresh
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (the

● Low Active Power Dissipa

MCM511001A-10 = 330 mW (Maximum)

 Low Standby Power Dissipation: 11 mW (Maximum, TTL Levels) 5.5 mW (Maximum, CMOS Levels)


# MCM511001A



	PIN NAMES													
A0-A9				Address Input										
D				Data Input										
Q				Data Output										
₩				Read/Write Enable										
RAS .				Row Address Strobe										
CAS .				Column Address Strobe										
Vcc .				Power (+5 V)										
VSS .				Ground										
TF				Test Function Enable										
NC				No Connection										

#### ZIG-ZAG IN-LINE **SMALL OUTLINE** CAS **DUAL-IN-LINE** 26 1 VSS DП **V**22 ₩ [ 2 25 ha 18 Vgs RAS [ 3 24 CAS PIN RAS 17 🗖 Q **ASSIGNMENT** TF 4 23 D NC 16 CAS RAS [ 3 NC NC D 5 22 D A9 TFO 15 D A9 A0 14 h A8 AO 🛛 13 D A7 A2 18 D A8 AO [ 12 A6 АΙП 10 17 DA7 A3 [] 8 11 D A5 16 D A6 10 A4 A5 15 D A5 14 D A4

MOTOROLA DRAM DATA



### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	-1 to +7	٧
Test Function Input Voltage	V <sub>in(TF)</sub>	-1 to +10.5	٧
Data Out Current	lout	50	mΑ
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

# DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC=5.0 V ±10%, TA=0 to 70°C, Unless Otherwise Noted)

### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	Vss	0	0	0	1	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	T v	1
Logic Low Voltage, All Inputs	VIL	- 1.0		0.8	v	1
Test Function Input High Voltage	VIH (TF)	V <sub>CC</sub> +4.5		10.5	V	1

### DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
VCC Power Supply Current	lcc1			mA	2
MCM511001A-70, t <sub>RC</sub> = 130 ns MCM511001A-80, t <sub>RC</sub> = 150 ns		-	80	1	
MCM511001A-10, t <sub>RC</sub> = 180 ns		_	70		
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>IH</sub> )	<del> </del>	<del>-</del>	60	<del> </del>	├─
	lcc2		2.0	mA	
V <sub>CC</sub> Power Supply Current During RAS only Refresh Cycles (CAS = V <sub>IH</sub> ) MCM511001A-70, t <sub>RC</sub> = 130 ns	lcc3			mA	2
MCM511001A-70, t <sub>RC</sub> = 150 ns		-	80	ļ	ľ
MCM511001A-30, t <sub>RC</sub> = 130 ns		-	70	1	
			60		
V <sub>CC</sub> Power Supply Current During Nibble Mode Cycle (RAS = V <sub>IL</sub> )	ICC4			mA	2
MCM511001A-70, t <sub>NC</sub> = 35 ns		l –	60		
MCM511001A-80, t <sub>NC</sub> = 35 ns		–	50	ł	
MCM511001A-10, t <sub>NC</sub> = 40 ns		–	40	l :	
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>CC</sub> - 0.2 V)	I <sub>CC5</sub>	_	1.0	mA	
VCC Power Supply Current During CAS Before RAS Refresh Cycle	I <sub>CC6</sub>			mA	2
MCM511001A-70, t <sub>RC</sub> = 130 ns	000	_	80		_
MCM511001A-80, t <sub>RC</sub> = 150 ns		_	70		
MCM511001A-10, t <sub>RC</sub> = 180 ns		_	60		
Input Leakage Current (Except TF) (0 V≤Vin≤6.5 V)	l <sub>lkg(l)</sub>	- 10	10	μА	
Input Leakage Current (TF) (0 V≤V <sub>in(TF)</sub> ≤V <sub>CC</sub> +0.5 V)	lkg(I)	- 10	10	μА	
Output Leakage Current (CAS = V <sub>IH</sub> , 0 V ≤ V <sub>out</sub> ≤ 5.5 V)	lkg(O)	- 10	10	μА	
Test Function Input Current (V <sub>CC</sub> +4.5 V≤V <sub>In(TF)</sub> ≤10.5 V)	lin(TF)		1	mA	
Output High Voltage (IOH = -5 mA)	Voн	2.4		V	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL		0.4	v	

# $\textbf{CAPACITANCE} \ \, (\text{f} = 1.0 \ \text{MHz}, \ \text{T}_{A} = 25 ^{\circ}\text{C}, \ \text{V}_{CC} = 5 \ \text{V}, \ \text{Periodically Sampled Rather Than 100\% Tested})$

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A9, D	C <sub>in</sub>	5	pF	3
	RAS, CAS, W, TF		7	pF	3
Output Capacitance (CAS = VIH to Disable Output)	Q	Cout	7	pF	3

### NOTES:

- 1. All voltages referenced to VSS.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = |\Delta t/\Delta V|$ .

### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

	Symbol		MCM511001A-70		MCM511001A-80		MCM511001A-10		Linie	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Oill	HOTOS
Random Read or Write Cycle Time	†RELREL	tRC	130		150	-	180		ns	6
Read-Write Cycle Time	†RELREL	<sup>t</sup> RWC	155		175	-	210	-	ns	6
Nibble Mode Cycle Time	<sup>t</sup> CEHCEH	tNC	35	_	35	-	40	_	ns	
Nibble Mode Read-Write Cycle Time	†CEHCEH	tNRMW	55		55	-	65	_	ns	
Access Time from RAS	†RELQV	tRAC	_	70	- <u>-</u>	80		100	ns	7, 8
Access Time from CAS	†CELQV	†CAC		20	_	20	_	25	ns	7, 9
Access Time from Column Address	tAVQV	tAA	_	35	_	40		50	ns	7, 10
Nibble Mode Access Time	†CELQV	tNCAC	I	15	_	15		20	ns	7
CAS to Output in Low-Z	†CELQX	tCLZ	0	_	0	_	0	_	ns	7
Output Buffer and Turn-Off Delay	†CEHQZ	tOFF	0	20	0	20	0	20	ns	11
Transition Time (Rise and Fall)	ŀΤ	ίΤ	3	50	3	50	3	50	ns	<u> </u>
RAS Precharge Time	†REHREL	tRP	50	_	60		70	_	ns	<u> </u>
RAS Pulse Width	tRELREH	tRAS	70	10,000	80	10,000	100	10,000	ns	
RAS Hold Time	†CELREH	tRSH	20	_	20	_	25		ns	<u> </u>
CAS Hold Time	†RELCEH	tCSH	70	_	80		100		กร	<u> </u>
CAS Pulse Width	<sup>‡</sup> CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	25	75	ns	12
RAS to Column Address Delay Time	†RELAV	tRAD	15	35	15	40	20	50	ns	13
CAS to RAS Precharge Time	†CEHREL	tCRP	5	T -	5	I	5	_	ns	
CAS Precharge Time	<sup>‡</sup> CEHCEL	tCPN	10	_	10	-	10		ns	
Row Address Setup Time	tAVREL	tASR	0	<u> </u>	0	<u> </u>	0	_	ns	
Row Address Hold Time	tRELAX	tRAH	10	T -	10		15		ns	
Column Address Setup Time	†AVCEL	tASC	0		0	-	0	<u> </u>	ns	
Column Address Hold Time	†CELAX	<sup>t</sup> CAH	15	_	15	T -	20	_	กร	
Column Address Hold Time Referenced to RAS	tRELAX	tAR	55	-	60		75		ns	<u> </u>
Column Address to RAS Lead Time	tAVREH	tRAL	35	-	40	_	50	_	ns	L

(continued)

### NOTES:

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL-
- An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- 4. AC measurements ty = 5.0 ns.
- 5. The TF pin must be at VIL or open if not used.
- The specifications for tRC (min) and tRWC (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤TA≤70°C) is assured.
- 7. Measured with a current load equivalent to 2 TTL (-200  $\mu$ A, +4 mA) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .
- 8. Assumes that t<sub>RCD</sub>≤t<sub>RCD</sub> (max).
- Assumes that t<sub>RCD</sub>≥t<sub>RCD</sub> (max).
- 10. Assumes that tRAD≥tRAD (max).
- 11. topp (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 13. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max), then access time is controlled exclusively by t<sub>AA</sub>.

READ, WRITE, AND READ-WRITE CYCLES (Continued)


Parameter	Symbol		MCM511001A-70		MCM51	1001A-80	MCM511001A-10			
- Tananata	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	†WHCEL	tRCS	0	_	0	_	0		ns	$\vdash$
Read Command Hold Time Referenced to CAS	tCEHWX	tRCH	0	_	0	_	0	_	ns	14
Read Command Hold Time Referenced to RAS	tREHWX	tRRH	0	_	0	_	0		ns	14
Write Command Hold Time Referenced to CAS	<sup>t</sup> CELWH	twch	15		15		20	_	ns	<del></del>
Write Command Hold Time Referenced to RAS	<sup>t</sup> RELWH	tWCR	55	_	60	_	75		ns	
Write Command Pulse Width	tWLWH	tWP	15	_	15		20		ns	
Write Command to RAS Lead Time	†WLREH	tRWL	20	_	20		25		ns	
Write Command to CAS Lead Time	™LCEH	tCWL	20	_	20		25	_	ns	
Data In Setup Time	†DVCEL	tDS	0		0		0		ns	15
Data In Hold Time	†CELDX	tDH	15	_	15		20		กร	15
Data In Hold Time Referenced to RAS	<sup>t</sup> RELDX	tDHR	55	_	60		75		ns	-13
Refresh Period	tRVRV	tRFSH	_	8		8		8	ms	
Write Command Setup Time	†WLCEL	twcs	0		0		- 0		ns	16
CAS to Write Delay	tCELWL	tCWD	20		20		25		ns	16
RAS to Write Delay	tRELWL	tRWD	70	_	80		100		ns	16
Column Address to Write Delay Time	tAVWL	tAWD	35	_	40		50		ns	16
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	10		10		10	<del></del> -	ns	-10
CAS Hold Time for CAS Before RAS Refresh	<sup>t</sup> RELCEH	tCHR	30		30		30		ns	
RAS Precharge to CAS Active Time	<sup>t</sup> REHCEL	tRPC	0	_	0		0		ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	<sup>t</sup> CPT	40		40	- 1	50	-	ns	
Nibble Mode Pulse Width	<sup>t</sup> CELCEH	†NCAS	15		15		20		ns	
Nibble Mode CAS Precharge Time	†CEHCEL	tNCP	10		10		10		ns	
Nibble Mode RAS Hold Time	<sup>†</sup> CELREH	tNRSH	15		15	_	20		ns	
Nibble Mode CAS to Write Delay Time	†CELWL	tNCWD	15		15		20		ns	
Nibble Mode Write Command to RAS Lead Time	¹WLREH	tNRWL	15		15		20	-	ns	
Nibble Mode Write Command to CAS Lead Time	tWLCEH .	<sup>t</sup> NCWL	15	_	15	-	20	-	ns	
Test Mode Enable Setup Time Referenced to RAS	<sup>t</sup> TEHREL	<sup>t</sup> TES	0	-	0	-	0	-	ns	
Test Mode Enable Hold Time Referenced to RAS	<sup>†</sup> REHTEL	<sup>t</sup> TEHR	0		0	- 1	0	-	ns	
Test Mode Enable Hold Time Referenced to CAS	*CEHTEL	<sup>t</sup> TEHC	0		0	-	0	-	ns	

### NOTES:


14. Either tRRH or tRCH must be satisfied for a read cycle.


15. These parameters are referenced to CAS leading edge in random write cycles and to W leading edge in delayed write or read-write cycles.

<sup>16.</sup> tWCS: tRWD, tCWD, and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS≥tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD≥tCWD (min), tRWD≥tRWD (min), and tAWD≥tAWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.





# EARLY WRITE CYCLE







### **NIBBLE MODE READ CYCLE**









### CAS BEFORE RAS REFRESH CYCLE (W and A0 to A9 are Don't Care)




### HIDDEN REFRESH CYCLE (READ)



### HIDDEN REFRESH CYCLE (EARLY WRITE)



# CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



#### DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

#### ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe  $(\overline{RAS})$  and column address strobe  $(\overline{CAS})$ , into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active = V<sub>IL</sub>, t<sub>RCD</sub> minimum) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{CAS}$  signal is ignored until an internal  $\overline{RAS}$  signal is available. This "gate" feature on the external  $\overline{CAS}$  clock enables the internal  $\overline{CAS}$  line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{CAS}$  clock.

There are two other variations in addressing the 1M RAM:

RAS only refresh cycle and CAS before RAS refresh
cycle. Both are discussed in separate sections that follow.

### READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, nibble mode read cycle, read-write cycle, and nibble mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  active transitions latching the desired bit location. The write  $(\overline{W})$  input level must be high  $|V_{\text{H}}|$ ,  $|V_{\text{RCS}}|$  (minimum) before the  $\overline{\text{CAS}}$  active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However, CAS must be active before or at tRCD maximum to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded, read access time is determined by the CAS clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time of tras and tras respectively, to complete the read cycle. W must remain high throughout the cycle, and for time trans or track after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum

time of tRP to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the  $\overline{CAS}$  clock is active. When the  $\overline{CAS}$  clock transitions to inactive, the output will switch to High Z (three-state).

#### WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, nibble mode early write, and nibble mode read-write. Early and late write modes are discussed here, while nibble mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of  $\overline{W}$  to active  $(V_{|L})$ . Early and late write modes are distinguished by the active transition of  $\overline{W}$ , with respect to  $\overline{CAS}$ . Minimum active times  $t_{RAS}$  and  $t_{CAS}$ , and precharge time  $t_{RP}$  apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time twos before  $\overline{CAS}$  active transition. Data in (D) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for trwL and tcwL, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because  $\overline{W}$  active transition precedes or coincides with  $\overline{CAS}$  active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when  $\overline{W}$  active transition is made after  $\overline{CAS}$  active transition.  $\overline{W}$  active transition could be delayed for almost 10 microseconds after  $\overline{CAS}$  active transition,  $(t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) \le t_{RAS}$ , if other timing minimums  $(t_{RCD}, t_{RWL})$  and  $(t_{RCD}, t_{RWL})$  are maintained. D is referenced to  $\overline{W}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{CAS}$  active transition but  $C_{RAS}$  and  $C_{RAS}$  and  $C_{RAS}$  must remain active for  $t_{RWL}$  and  $t_{CWL}$ , respectively, after  $\overline{W}$  active transition to complete the write cycle.

### **READ-WRITE CYCLE**

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except  $\overline{W}$  must remain high for tcwp minimum after the  $\overline{CAS}$  active transition, to guarantee valid Q before writing the bit.

### **NIBBLE MODE CYCLES**

Nibble mode allows fast successive serial data operations at two, three, or four bits of the 1M dynamic RAM. Read access time in nibble mode (tNCAC) is considerably faster than the regular  $\overline{RAS}$  clock access time tRAC. Nibble mode operation consists of keeping  $\overline{RAS}$  active while toggling  $\overline{CAS}$  between VIH and VIL. The address of the first nibble bit is latched by  $\overline{RAS}$  and  $\overline{CAS}$  active transitions. Each subsequent  $\overline{CAS}$  active transition increments the row and column addresses internally to access the next bit in binary fashion. After the fourth bit is accessed, the nibble pattern repeats itself: (0,0) (0,1) (1,0) (1,1) (0,0) (0,1) (1,0) (1,1) . . . . The A10 address determines the starting point of the 4-bit nibble, with row address A10 the least significant of the (column, row) ordered

pair. External addresses are ignored after the first nibble bit is selected.

A nibble mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{\text{CAS}}$  transitions to inactive for minimum of tNCP, while  $\overline{\text{RAS}}$  remains low (VIL). The second  $\overline{\text{CAS}}$  active transition while  $\overline{\text{RAS}}$  is low initiates the first nibble mode cycle (tNC or tNRMW). Either a read, write, or read-write operation can be performed in a nibble mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive nibble mode cycles and performed in any order. The maximum number of consecutive nibble mode cycles is limited by tRAS. Nibble mode operation ends when  $\overline{\text{RAS}}$  transitions to inactive, coincident with or following a  $\overline{\text{CAS}}$  inactive transition

#### REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM511001A require refresh every 8 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM511001A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh available on this device for greater system flexibility.

### **RAS-Only Refresh**

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (V<sub>IH</sub>) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

### CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

#### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{\text{CAS}}$  active at the end of a read or write cycle, while  $\overline{\text{RAS}}$  cycles inactive for tgp and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh from a cycle in progress (see Figure 1).

### **CAS BEFORE RAS REFRESH COUNTER TEST**

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same starting column address as in step 2, read
  "1" out and write "0" into the cell by performing the CAS
  before RAS refresh counter test, read-write cycle.
  Repeat this operation 512 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

### **TEST MODE**

Internal organization of this device (256K  $\times$  4) allows it to be tested as if it were a 256K  $\times$  1 DRAM. Only nine of the ten addresses (A0-A8) are used in test mode; A9 is internally disabled. A test mode write cycle writes data, D (data in), to a bit in each of the four 256K  $\times$  1 blocks (B0-B3), in perallel. A test mode read cycle reads a bit in each of the four blocks. If data is the same in all four bits, Q (data out) is the same as the data in each bit. If data is not the same in all four bits, Q is high Z. See truth table and block diagram.


Test mode can be used in any timing cycle except nibble mode cycles. The test mode function is enabled by holding the "TF" pin on "super voltage" for the specified period (tTES, tTEHR, tTEHC; see TEST MODE CYCLE).

"Super voltage" = VCC + 4.5 V


where

bere Super Voltage - VCC+4.5 V

4.5 V < V<sub>CC</sub> < 5.5 V and maximum voltage = 10.5 V. A9 is ignored in test mode. In normal operation, the "TF" pin must either be connected to  $V_{IL}$ , or left open.




### **TEST FUNCTION BLOCK DIAGRAM**



## 2

# ORDERING INFORMATION (Order by Full Part Number)



NOTE: For mechanical data, please see Chapter 10.

MOTOROLA DRAM DATA MCM511001A