# Advance Information

# 72-Segment / 128-Segment LCD Drivers

The MC14LC5003A/5004A are 128-segment, multiplexed-by-four LCD Drivers. The MC14LC5002A is the same as MC14LC5003A except for 72 segments. The three devices are functionally the same except for their data input protocols. The MC14LC5002A/5003A use a serial interface data input protocol. The devices may be interfaced to the MC68HCXX product families using a minimal amount of software (see example). The MC14LC5004A has a IIC interface and has essentially the same protocol, except that the device sends an acknowledge bit back to the transmitter after each eight-bit byte is received.

The MC14LC5002A/5003A/5004A drive the liquid crystal displays in a multiplexed-by-four configuration. The devices accept data from a microprocessor or other serial data source to drive one segment per bit. The chip does not have a decoder, allowing for the flexibility of formatting the segment data externally.

Devices are independently addressable via a two-wire (or three-wire) communication link which can be common with other peripheral devices.

The MC14LC5003A/5004A are low cost version of MC145003 and MC145004 without cascading function.

- Drives 72 Segments Per MC14LC5002A's Package
- Drives 128 Segments Per MC14LC5003A/5004A's Package
- May Be Used with the Following LCDs: Segmented Alphanumeric, Bar Graph, Dot Matrix, Custom
- Quiescent Supply Current: 30 μA @ 2.7 V V<sub>DD</sub>
- Operating Voltage Range: 2.7 to 5.5 V
- Operating Temperature Range: -40 to 85°C
- Separate Access to LCD Drive Section's Supply Voltage to Allow for Temperature Compensation
- See Application Notes AN1066 and AN442

# MC14LC5002A MC14LC5003A MC14LC5004A




QFP FU SUFFIX CASE 848B TQFP FB SUFFIX CASE 873A


#### ORDERING INFORMATION

MC14LC5002AFB TQFP
MC14LC5003AFU QFP
MC14LC5004AFU QFP
MCC14LC5003A BARE DIE
MCC14LC5004A BARE DIE


### MC14LC5002A BLOCK DIAGRAM




### MC14LC5002A PIN ASSIGNMENT



### MC14LC5003A/MC14LC5004A BLOCK DIAGRAM



### MC14LC5003A/MC14LC5004A PIN ASSIGNMENT



NC=NO CONNECTION

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	- 0.5 to + 6.5	V
V <sub>in</sub>	Input Voltage, D <sub>in</sub> , and Data Clock	- 0.5 to + 15	V
V <sub>in osc</sub>	Input Voltage, OSC <sub>in</sub> of Master	- 0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub>	DC Input Current, per Pin	± 10	mA
T <sub>A</sub>	Operating Temperature Range	- 40 to + 85	°C
T <sub>stg</sub>	Storage Temperature Range	- 65 to + 150	°C

Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Descriptions section.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

### **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>, T<sub>A</sub>= 25°C)

Characteristic	Symbol	V <sub>DD</sub>	V <sub>LCD</sub>	Min	Typical	Max	Unit
Output Drive Current — Frontplanes $V_O = 0.15 \text{ V}$	I <sub>FH</sub> I <sub>FL</sub>	5 5	2.7 2.7	260 260		_ _	μА
V <sub>O</sub> = 2.65 V	I <sub>FH</sub>	5 5	2.7 2.7	-240 -240		_ _	
V <sub>O</sub> = 1.72 V	I <sub>FH</sub>	5 5	2.7 2.7	-40 —	_	 -1.5	
V <sub>O</sub> = 1.08 V	I <sub>FH</sub>	5 5	2.7 2.7	40 —	_	_ 2	
V <sub>O</sub> = 0.15 V	I <sub>FH</sub>	5 5	5.5 5.5	600 600	_		
V <sub>O</sub> = 5.35 V	I <sub>FH</sub>	5 5	5.5 5.5	-520 -520	_ _	_ _	
V <sub>O</sub> = 3.52 V	I <sub>FH</sub>	5 5	5.5 5.5	-35 —	_ _	— -1.5	
V <sub>O</sub> = 1.98 V	I <sub>FH</sub>	5 5	5.5 5.5	55 —	_	_ 1	
Supply Standby Currents (No Clock) $I_{DD} = Standby @ I_{out} = 0 \ \mu A$ $I_{LCD} = Standby @ I_{out} = 0 \ \mu A$ $I_{DD} = Standby @ I_{out} = 0 \ \mu A$ $I_{LCD} = Standby @ I_{out} = 0 \ \mu A$	I <sub>DDS</sub> I <sub>LCDS</sub> I <sub>DDS</sub> I <sub>LCDS</sub>	2.7 — 5.5 —	 2.7  5.5	_ _ _ _		30 TBD 50 TBD	μА
Supply Currents ( $f_{OSC}$ ) = 110 kHz $I_{DD}$ = Quiescent @ $I_{out}$ = 0 $\mu$ A, no loading $I_{DD}$ = Quiescent @ loading = 270pF $I_{DD}$ = Quiescent @ $I_{out}$ = 0 $\mu$ A, no loading $I_{DD}$ = Quiescent @ loading = 270pF $I_{LCD}$ = Quiescent @ $I_{out}$ = 0 $\mu$ A, no loading $I_{LCD}$ = Quiescent @ $I_{out}$ = 0 $\mu$ A, no loading	I <sub>DDQ</sub> I <sub>DDQ</sub> I <sub>DDQ</sub> I <sub>DDQ</sub> I <sub>LCDQ</sub> I <sub>LCDQ</sub>	2.7 2.7 5.5 5.5 —		- - - - -	30 — 170 — —	 70  400 40 70	μА
Input Current	I <sub>in</sub>	_	_	-0.1	_	0.1	μА
Input Capacitance	C <sub>in</sub>	_	_	_	_	7.5	pF

(continued)


### **ELECTRICAL CHARACTERISTICS** (Continued)


Characteristic		Symbol	V <sub>DD</sub> V	V <sub>LCD</sub> V	Min	Typical	Max	Unit
Frequencies OSC2 Frequency @ R1; BP Freq OSC2 Frequency @ R2;	f <sub>OSC2</sub> f <sub>BP</sub> f <sub>OSC2</sub>	5 5 5	5 5 5	100 100 23		150 150 33	kHz Hz kHz	
Average DC Offset Voltage (BP Relativ	ve to FP)	V <sub>oo</sub>	5	2.8	-50	_	+50	mV
Input Voltage	"0" Level	V <sub>IL</sub> V <sub>IL</sub>	2.8 5.5	5 5		_	0.85 1.65	V
	"1" Level	V <sub>IH</sub> V <sub>IH</sub>	2.8 5.5	5 5	2 3.85	_	_ _	
Output Drive Current — Backplanes	V <sub>O</sub> = 2.65 V	I <sub>BH</sub> *	5 5	2.8 2.8	-240 -240	_	_	μΑ
	V <sub>O</sub> = 0.15 V	I <sub>BH</sub> I <sub>BL</sub>	5 5	2.8 2.8	260 260	_		
	V <sub>O</sub> = 1.08V	I <sub>BH</sub> I <sub>BL</sub>	5 5	2.8 2.8	40 —	_		
	V <sub>O</sub> = 1.72 V	I <sub>BH</sub> I <sub>BL</sub>	5 5	2.8 2.8	-40 —		<u> </u>	
	V <sub>O</sub> = 5.35 V	I <sub>BH</sub> I <sub>BL</sub>	5 5	5.5 5.5	-520 -520		1 1	
	V <sub>O</sub> = 0.15 V	I <sub>BH</sub> I <sub>BL</sub>	5 5	5.5 5.5	600 600		1 1	
	V <sub>O</sub> = 1.98 V	I <sub>BH</sub> I <sub>BL</sub>	5 5	5.5 5.5	55 —	_	<u> </u>	
	V <sub>O</sub> = 3.52 V	I <sub>BH</sub> I <sub>BL</sub>	5 5	5.5 5.5	-35 —	_	<u> </u>	
Pulse Width, Data Clock	(Figure 1)	t <sub>w</sub>	5 3		100 100	_	_	ns
DCLK Rise/Fall Time	(Figure 1)	t <sub>r</sub> , t <sub>f</sub>	5 3		_	_	120 120	μs
Setup Time, D <sub>in</sub> to DCLK	(Figure 2)	t <sub>su</sub>	5 3		20 20	_	1 1	ns
Hold Time, D <sub>in</sub> to DCLK	(Figure 2)	t <sub>h</sub>	5 3		40 60			ns
Hold Time for START condition	(Figure 2)	t <sub>start</sub>	5 3		100 100			ns
Hold Time for STOP condition	(Figure 2)	t <sub>stop</sub>	5 3		100 100	_	_	ns
DCLK Low to ENB High	(Figure 3)	t <sub>h</sub>	5 3		20 20	_		ns
ENB High to DCLK High	(Figure 3)	t <sub>rec</sub>	5 3		20 20		-	ns
ENB High Pulse Width	(Figure 3)	t <sub>w</sub>	5 3		100 100		_ _	ns
ENB Low to DCLK High	(Figure 3)	t <sub>su</sub>	5 3		20 20	_		ns

NOTE: Timing for Figures 1, 2, and 3 are design estimates only.

<sup>\*</sup> For a time (t = 4/OSC FREQ.) after the backplane waveform changes to a new voltage level, the circuit is maintained in the high-current state to allow the load capacitances to charge quickly. The circuit is then returned to the low-current state until the next voltage change.

# **SWITCHING WAVEFORMS**








Figure 3.

### **FUNCTIONAL DESCRIPTION**

The MC14LC5002A/5003A/5004A have essentially two sections which operate asynchronously from each other; the data input and storage section and the LCD drive section. The LCD drive and timing is derived from the oscillator, while the data input and storage is controlled by the Data In  $(D_{in})$ , Data Clock (DCLK), Address (A0, A1, A2), and Enable  $(\overline{\text{ENB}})$  pins.

Data is shifted serially into the 128-bit shift register and arranged into four consecutive blocks of 32 parallel data bits. A time-multiplex of the four backplane drivers is made (each backplane driver becoming active then inactive one after another) and, at the start of each backplane active period, the corresponding block of 32 bits is made available at the front-plane drivers. A high input to a plane driver turns the driver on, and a low input turns the driver off.

Figure 4 shows the sequence of backplanes. Figure 5 shows the possible configurations of the frontplanes relative to the backplanes. When a backplane driver is on, its output switches

from  $V_{LCD}$  to 0 V, and when it is off, it switches from 1/3  $V_{LCD}$  to 2/3  $V_{LCD}$ . When a frontplane driver is on, its output switches from 0 V to  $V_{LCD}$ , and when it is off, it switches from 2/3  $V_{LCD}$  to 1/3  $V_{LCD}$ .

The LCD drive and timing section provides the multiplex signals and backplane driver input signals and formats the front-plane and backplane waveforms.

The address pins are used to uniquely distinguish LCD driver from any other chips on the same bus and to define LCD driver as the "master" in the system. There must be one master in any system.

The enable pin may be used as a third control line in the communication bus. It may be used to define the moment when the data is latched. If not used, then the data is latched after 128 bits of data have been received.




Figure 4. Backplane Sequence




Figure 5. Frontplane Combinations

### **PIN DESCRIPTIONS**

# A0, A1,A2 for MC14LC5003A/5004A A0/A1,A2 for MC14LC5002A

### **Address Inputs**

The address pins must be tied to  $V_{DD}$ . This defines the normal operation mode.

#### CAUTION

The configuration A0, A1, A2 = 111 must be used. The configuration A0, A1, A2 = 000 is reserved for Motorola's use only. All three address pins should never be tied to 0 V simultaneously.

## ENB

### **Enable Input**

If the  $\overline{\text{ENB}}$  pin is tied to  $V_{DD}$ , the MC14LC5002A/5003A/5004A will always latch the data after 128 bits have been received. The latched data is multiplexed and fed to the front-plane drivers for display. If external control of this latching function is required, then the  $\overline{\text{ENB}}$  pin should be held low, followed by one high pulse on  $\overline{\text{ENB}}$  when data display is required. (This may be useful in a system where MC14LC5002A/5003A/5004A is permanently addressed and only the last 128 bits of data sent are required to be latched for display). The pulse on the  $\overline{\text{ENB}}$  pin must occur while DCLK is high.

### DCLK, Din

### **Data Clock and Data Input**

Address input and data input controls. See **Data Input Protocol** sections for relevant option.

### OSC1, OSC2 Oscillator Pins

To use the on-board oscillator, an external resistor should be connected between OSC1 and OSC2. Optionally, the OSC1 pin may be driven by an externally generated clock signal.

A resistor of  $680 \text{ k}\Omega$  connected between OSC1 and OSC2 pins gives an oscillator frequency of about 30 kHz, giving approximately 30 Hz as seen at the LCD driver outputs. A resistor of  $200 \text{ k}\Omega$  gives about 100 kHz, which results in 100 Hz at the driver outputs. LCD manufacturers recommend an LCD drive frequency of between 30 Hz and 100 Hz. See Figure 6.




Figure 6. Oscillator Frequency vs. Load Resistance (Approximate)

### FP1-FP32 Frontplane Drivers

Frontplane driver outputs.

# BP1-BP4 Backplane Drivers

Backplane driver outputs.

# $V_{LCD}$

### **LCD Driver Supply**

Power supply input for LCD drive outputs. May be used to supply a temperature-compensated voltage to the LCD drive section, which can be separate from the logic voltage supply,  $V_{\rm DD}$ .

### $V_{DD}$

### **Positive Power Supply**

This pin supplies power to the main processor interface and logic portions of the device. The voltage range is 2.7 to 5.5 V with respect to the  $V_{SS}$  pin.

For optimum performance,  $V_{DD}$  should be bypassed to  $V_{SS}$  using a low inductance capacitor mounted very closely to these pins. Lead length on this capacitor should be minimized.

# $V_{SS}$

### Ground

Common ground.

### **DATA INPUT PROTOCOL**

Two-wire communication bus DCLK,  $D_{in}$ ; three-wire communication bus DCLK,  $D_{in}$ ,  $\overline{ENB}$ .

# MC14LC5002A/5003A — SERIAL INTERFACE DEVICE (FIGURE 7)

# MC14LC5002A/5003A — SERIAL INTERFACE DEVICE (FIGURE 7)

Before communication with an MC14LC5002A/5003A can begin, a start condition must be set up on the bus by the transmitter. To establish a start condition, the transmitter must pull the data line low for at least one clock-pulse time while the clock line is high. The "idle" state for the clock line and data line is the high state.

After the start condition has been established, an eight-bit address (01111110) should be sent by the transmitter. If the address sent corresponds to the address of the MC14LC5002A/5003A then on each successive clock pulse, the addressed device will accept a data bit.

If the  $\overline{\text{ENB}}$  pin is permanently high, then the addressed MC14LC5002A/5003A's internal counter latches the data to be displayed after 128 data bits have been received. Otherwise, the control of this latch function may be overridden by holding the  $\overline{\text{ENB}}$  line low until the new data is required to be displayed, then a high pulse should be sent on the  $\overline{\text{ENB}}$  line. The high pulse must be sent during DCLK high (clock idle).

To end communication with an MC14LC5002A/5003A, a stop condition should be set up on the bus (or another start condition may be set up if another communication is desired). To establish a stop condition, the transmitter must pull the data line high for at least one clock-pulse time while the clock line is high. Note that the communication channel to an addressed device may be left open after the 128 data bits have been sent by not setting up a stop or a start condition. In such a case, the 129th rising DCLK edge, which normally would be used to set up the stop or start condition, is ignored by the MC14LC5002A/5003A and data continues to be received on the 130th rising DCLK. The latch function continues to work as normal (i.e., data is be latched either after each block of 128 data bits has been received or under external control as required).

At any time during data transmission, the transfer may be interrupted with a stop condition. Data transmission may be resumed with a start condition and resending the address.

### MC14LC5004A — IIC DEVICE (FIGURE 8)

Before communication with an MC14LC5004A can begin, a start condition must be set up on the bus by the controller. To establish a start condition, the controller must pull the data line low for at least one clock-pulse time while the clock line is high.

After the start condition has been established, an eight-bit address (01111110) should be sent by the controller followed by an extra clock pulse while the data line is left high. If the address bits sent correspond to the address of the LCD driver then the addressed LCD driver responds by sending an "acknowledge" bit back to the controller (i.e., the LCD driver pulls the data line low during the extra clock pulse supplied by the controller). Then the controller should continue to send data to the LCD driver in blocks of eight bits followed by an extra ninth clock pulse to allow the LCD driver to pull the data line  $D_{\rm in}$  low as an acknowledgment.

If the  $\overline{\text{ENB}}$  pin is permanently high, then the addressed MC14LC5004A's internal counter latches the data to be displayed after 128 data bits have been received. Otherwise the control of this latch function may be overridden by holding the  $\overline{\text{ENB}}$  line low until the new data is required to be displayed, then a high pulse should be sent on the  $\overline{\text{ENB}}$  line. The high pulse must be sent during DCLK high (clock idle).

To end communication with an MC14LC5004A, a stop condition should be set up on the bus (or another start condition may be set up if another communication is desired). To establish a stop condition, the transmitter must pull the data line high for at least one clock-pulse time while the clock line is high. Note that the communication channel to an addressed device may be left open after the 128 data bits have been sent by not setting up a stop or a start condition. In such a case the rising DCLK edge which comes after all 128 data bits have been sent and after the last acknowledge-related clock pulse has been made is ignored; data continues to be received on the following DCLK high. The latch function continues to work as normal (i.e., data is latched either after each block of 128 data bits has been received or under external control as required).

At any time during data transmission, the transfer may be interrupted with a stop condition. Data transmission may be resumed with a start condition and resending the address.




Figure 7a. Data Input—MC14LC5002A/5003A

Figure 7. MC14LC5002A/5003A(SERIAL INTERFACE DEVICE)




Figure 8 . Data Input MC14LC5004A (IIC Device)

### **APPLICATION INFORMATION**

Figure 9 shows an interface example for serial data interface. Example 1 contains the software to use HC05 with MC14LC5003A in serial data interface.




Figure 9. Serial Interface Example Between MC68HC05 and MC14LC5003A

PORTC	EQU	\$02	PORTC
DDRC	EQU	\$06	PORTDC
SEN	EQU	\$07	ENABLE PIN, PC7
SCL	EQU	\$06	CLOCK PIN, PC6
SDA	EQU	\$05	DATA PIN, PC5
DOUT	EQU	\$FF	OUTPUT DATA
	ORG	\$0050	
W1	RMB	1	
COUNT	RMB	1	
	ORG	\$1FFE	ADDRESS OF RESET VECTOR OF MC68HC805C4
	FCB	#\$01	RESET VECTOR
	FCB	#\$00	
*** Main	Program st	art at 0100 ***	
	ORG	\$0100	
START	LDA	#DOUT	SET DATA LINE OUTPUT
D 11 11 11	STA	DDRC	
AGAIN			
	LDX	#\$00	
	BSET	SDA,PORTC	IDLE STATE
	BSET	SCL,PORTC	CLOCK AND DATA ARE HIGH
READY	DCET	CEN DODEC	EN 1
KEADY	BSET LDA	SEN,PORTC #\$11	EN=1
	STA	#\$11 W1	SET ADDRESS AND 8 CHARACTERS
	BCLR	SDA,PORTC	START CONDITION, DATA LOW WHILE CLOCK HIGH
	DCLK	SD/1,1 OKIC	START COMMITTION, DAMA BOW WHILE CLOCK HIGH
LBYTE	CLC		
	LDA	#\$08	
	STA	COUNT	8 BITS TO SHIFT
	LDA	SEND,X	GET A BYTE
	INCX		

```
LBIT
         BCLR
                 SCL,PORTC
                             CLOCK LOW
         ROLA
         BCC
                 DZERO
                             DATA BIT=0 ?
                SDA,PORTC
         BSET
                            NO, BIT=1 AND DATA HIGH
         JMP
                 CLKHI
DZERO
        BCLR
                 SDA,PORTC
                             DATA LOW
CLKHI
         BSET
                 SCL,PORTC
                            CLOCK HIGH
                COUNT
         DEC
         BNE
                LBIT
         DEC
                 W1
                LBYTE
                             LAST BYTE?
         BNE
STOP
                 SCL,PORTC
         BCLR
         BCLR
                 SDA,PORTC
                             STOP CONDITION
         BSET
                 SCL,PORTC
                             DATA GOES HIGH WHILE CLOCK HIGH
         BSET
                 SDA,PORTC
                SEN,PORTC
         BCLR
                             EN=0
         RTS
*** End of Program ***
*** LCD Address and Data ***
SEND
         FCB
                                                             LCD DRIVER ADDRESS
         FCB
                 $FF, $FF, $FF, $FF, $FF, $FF
                                                             DATA TO SENT
        FCB
                 $FF, $FF, $FF, $FF, $FF, $FF
         RTS
```

**Example 1. Serial Data Interface Method** 

Figure 10 shows an interface example for IIC interface.






Figure 10. IIC Interface Example Between MC68HC05 and MC14LC5004A

### PACKAGE DIMENSIONS







**DETAIL C** 


### NOTES:

- 1.DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2.CONTROLLING DIMENSION: MILLIMETER.
- 3.DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- 4.DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-.
- 5.DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -C-.
- 6.DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- 7.DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE


	MILLIN	METERS	INCHES			
DIM	MIN	MAX	MIN	MX		
Α	9.90	10.10	0.390	0.398		
В	9.90	10.10	0.390	0.398		
С	2.10	2.45	0.083	0.096		
D	0.22	0.38	0.009	0.015		
Е	2.00	2.10	0.079	0.083		
F	0.22	0.33	0.009	0.013		
G	0.65	BSC	0.026	BSC		
Н		0.25		0.010		
J	0.13	0.23	0.005	0.009		
K	0.65	0.95	0.026	0.037		
L	7.80	REF	0.307 REF			
М	5°	10°	5°	10°		
N	0.13	0.17	0.005	0.007		
Q	0°	7°	0°	7°		
R	0.13	0.30	0.005	0.012		
S	12.95	13.45	0.510	0.530		
Т	0.13		0.005			
U	0°		0°			
V	12.95	13.45	0.510	0.530		
W	0.35	0.45	0.014	0.018		
Х	1.6	REF	0.063	REF		

#### PACKAGE DIMENSIONS

### TQFP FB SUFFIX CASE 873A-02



### **BOND PAD LAYOUT**



For MCC14LC5003A / MCC14LC5004A BARE DIE:

DIE SIZE :  $1648.46 \times 2661.92 \, \mu m^2$ 

 $(64.9 \times 104.8 \text{ mil}^2, 1 \text{ mil} \sim 25.4 \mu\text{m})$ 

BOND PAD SIZE : 78.23 x 78.23 µm<sup>2</sup>

 $(3.08 \times 3.08 \text{ mil}^2, 1 \text{ mil} \sim 25.4 \mu\text{m})$ 

### **Die Pad Coordinates**

Die	Pin Name	Coordinates			
Pad No.		Х	Υ		
1	FP32	-584.201	701.040		
2	FP31	-584.201	584.200		
3	FP30	-584.201	467.360		
4	FP29	-584.201	350.520		
5	FP28	-584.201	233.680		
6	FP27	-584.201	116.840		
7	FP26	-584.201	0.000		
8	FP25	-584.201	-116.841		
9	FP24	-584.201	-233.681		
10	FP23	-584.201	-350.521		
11	FP22	-584.201	-467.361		
12	FP21	-584.201	-584.201		
13	FP20	-584.201	-701.041		
14	FP19	-584.201	-1091.121		
15	FP18	-467.361	-1091.121		
16	FP17	-350.521	-1091.121		
17	FP16	-233.681	-1091.121		
18	FP15	-116.841	-1091.121		
19	V <sub>LCD</sub>	0.000	-1091.120		
20	V <sub>SS</sub>	116.840	-1091.120		
21	FP14	233.679	-1091.121		
22	FP13	350.519	-1091.121		
23	FP12	467.359	-1091.121		
24	FP11	584.199	-1091.121		

Die	Pin Name	Coordinates			
Pad No.	riii Naille	Х	Y		
25	FP10	584.199	-701.041		
26	FP9	584.199	-584.201		
27	FP8	584.199	-467.361		
28	FP7	584.199	-350.521		
29	FP6	584.199	-233.681		
30	FP5	584.199	-116.841		
31	FP4	584.199	0.000		
32	FP3	584.199	116.840		
33	FP2	584.199	233.680		
34	FP1	584.199	350.520		
35	NC	584.200	467.360		
36	DCLK	584.200	584.200		
37	D <sub>IN</sub>	584.200	701.040		
38	ENB	584.200	1091.120		
39	A2	467.360	1091.120		
40	A1	350.520	1091.120		
41	A0	233.680	1091.120		
42	BP4	116.839	1091.120		
43	BP3	-0.001	1091.120		
44	BP2	-116.841	1091.120		
45	BP1	-233.681	1091.120		
46	V <sub>DD</sub>	-350.520	1091.120		
47	OSC2	-467.360	1091.120		
48	OSC1	-584.200	1091.120		

Dimensions in  $\mu\text{m}$ 

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of unintended or unauthorized application, Buyer shall indemnify and hold Motorola and is offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

### Literature Distribution Centres:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; Europe Literature Centre; 88 Tanners Drive, Blakelands Milton Keynes, MK 145BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductor H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

