

MB81C4256A-70L/-80L/-10L

CMOS 1,048,576 BIT FAST PAGE MODE DYNAMIC RAM

CMOS 256K x 4 Bits Fast Page Mode DRAM

The Fujitsu MB81C4256A is a CMOS, fully decoded dynamic RAM organized as 256K words x 4 bits. The MB81C4256A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed and high bandwidth output with low power dissipation, as well as for memory systems of battery operated computers requiring very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology gives the MB81C4256A high α -ray soft error immunity and extended refresh time. CMOS technology is used in the peripheral circuits to provide low power dissipation and high speed operation.

Features

Parameter	MB81C4256A -70L	MB81C4256A -80L	MB81C4256A -10L
RAS Access Time	70 ns max.	80 ns max.	100 ns max.
Random Cycle Time	140 ns min.	155 ns min.	180 ns min.
Address Access Time	35 ns max.	40 ns max.	50 ns max.
CAS Access Time	20 ns max.	20 ns max.	25 ns max.
Fast Page Mode Cycle Time	50 ns min.	55 ns min.	65 ns min.
Low Power Dissipation • Operating Current	374 mW max.	341 mW max.	297 mW max.
• Standby Current	5.5 mW max. (TTL level)/1.4 mW max. (CMOS level)		


- 262,144 words x 4 bits organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 64 ms
- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capability
- On-chip substrate bias generator for high performance

Absolute Maximum Ratings (See Note)


Parameter	Symbol	Value	Unit
Voltage at any pin relative to V_{SS}	V_{IN}, V_{OUT}	-1 to +7	V
Voltage of V_{CC} supply relative to V_{SS}	V_{CC}	-1 to +7	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	—	50	mA
Storage Temperature	Ceramic	T_{STG}	°C
	Plastic	-55 to +125	

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PRELIMINARY




DIP-20P-M03



DIP-20C-A03



LCC-26P-M04



ZIP-20P-M02



FPT-24P-M04 / FPT-24P-M05

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

2

Fig. 1 - MB81C4256A DYNAMIC RAM - BLOCK DIAGRAM


The block diagram illustrates the internal architecture of the MB81C4256A Dynamic RAM. Key components and their interconnections are as follows:

- Inputs:** RAS, CAS, WE, and address lines A0 through A8.
- Control Logic:** RAS and CAS are inputs to Clock Gen #1. WE is an input to the Write Clock Gen. A Mode Control block and an AND gate are also present, with the AND gate receiving inputs from RAS, CAS, and the Mode Control block.
- Addressing:** Address lines A0 through A8 are inputs to the Address Buffer & Pre-Decoder. The Refresh Address Counter also provides input to the Address Buffer & Pre-Decoder. The Address Buffer & Pre-Decoder outputs to the Row Decoder and the Column Decoder.
- Decoding and Storage:** The Row Decoder and Column Decoder are connected to the 1,048,576 Bit Storage Cell array. The Column Decoder also includes Sense Amplifier and I/O Gating circuitry.
- Timing and Control:** Clock Gen #1 provides clock signals to the Address Buffer & Pre-Decoder, the Row Decoder, and the Column Decoder. Clock Gen #2 provides clock signals to the Write Clock Gen and the Column Decoder.
- Data Path:** The Data In Buffer and Data Out Buffer are connected to the Column Decoder. The Data In Buffer is also connected to the Write Clock Gen. The Data Out Buffer is connected to the OE (Output Enable) input.
- Power:** The Substrate Bias Gen provides a bias signal to the storage cell array. Power pins for V_{cc} and V_{ss} are indicated at the bottom right.

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance, A0 to A8	C _{IN1}	—	5	pF
Input Capacitance, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{IN2}	—	5	pF
Input/Output Capacitance, DQ1 to DQ4	C _{DQ}	—	6	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



2

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Typ	Max	Unit	Ambient Operating Temp
Supply Voltage	1	V _{CC}	4.5	5.0	5.5	V	0 °C to +70 °C
		V _{SS}	0	0	0		
Input High Voltage, all inputs	1	V _{IH}	2.4	—	6.5	V	
Input Low Voltage, all inputs	1	V _{IL}	-2.0	—	0.8	V	
Input Low Voltage, DQ(*)	1	V _{ILD}	-1.0	—	0.8	V	

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any four of 1,048,576 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ as shown in Figure 1. First, nine row address bits are input on pins A0–through–A8 and latched with the row address strobe ($\overline{\text{RAS}}$) then, nine column address bits are input and latched with the column address strobe ($\overline{\text{CAS}}$). Both row and column addresses must be stable on or before the falling edge of $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$, respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_r is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{\text{WE}}$. When $\overline{\text{WE}}$ is active Low, a write cycle is initiated; when $\overline{\text{WE}}$ is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an $\overline{\text{OE}}$ (delayed) write cycle, and a read-modify-write cycle. The falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1–DQ4) is strobed by $\overline{\text{CAS}}$ and the setup/hold times are referenced to $\overline{\text{CAS}}$ because $\overline{\text{WE}}$ goes Low before $\overline{\text{CAS}}$. In a delayed write or a read-modify-write cycle, $\overline{\text{WE}}$ goes Low after $\overline{\text{CAS}}$; thus, input data is strobed by $\overline{\text{WE}}$ and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- t_{TRAC}** : from the falling edge of $\overline{\text{RAS}}$ when t_{RCD} (max) is satisfied.
- t_{TCAC}** : from the falling edge of $\overline{\text{CAS}}$ when t_{RCD} is greater than t_{RCD} , t_{RAD} (max).
- t_{TAA}** : from column address input when t_{RAD} is greater than t_{RAD} (max).
- t_{OEA}** : from the falling edge of $\overline{\text{OE}}$ when $\overline{\text{OE}}$ is brought Low after t_{TRAC} , t_{TCAC} , or t_{TAA} .

The data remains valid until either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Notes 3

Parameter	Notes	Symbol	Conditions	Values			Unit
				Min	Typ	Max	
Output high voltage		V_{OH}	$I_{OH} = -5 \text{ mA}$	2.4	—	—	V
Output low voltage		V_{OL}	$I_{OL} = 4.2 \text{ mA}$	—	—	0.4	V
Input leakage current (any input)		$I_{I(L)}$	$0V \leq V_{IH} \leq 5.5V$; $4.5V \leq V_{CC} \leq 5.5V$; $V_{SS} = 0V$; All other pins under test = $0V$	-10	—	10	μA
Output leakage current		$I_{O(L)}$	$0V \leq V_{OUT} \leq 5.5V$; Data out disabled	-10	—	10	μA
Operating current (Average Power supply Current)	MB81C4256A-70L	I_{CC1}	\overline{RAS} & \overline{CAS} cycling; $t_{RC} = \text{min}$	—	—	68	mA
	MB81C4256A-80L					62	
	MB81C4256A-10L					54	
Standby current (Power supply current)	TTL level	I_{CC2}	$\overline{RAS} = \overline{CAS} = V_{IH}$	—	—	1.0	mA
	CMOS level		$\overline{RAS} = \overline{CAS} \geq V_{CC} - 0.2V$			0.25	
Refresh current #1 (Average power sup- ply current)	MB81C4256A-70L	I_{CC3}	$\overline{CAS} = V_{IH}$, \overline{RAS} cycling; $t_{RC} = \text{min}$	—	—	68	mA
	MB81C4256A-80L					62	
	MB81C4256A-10L					54	
Fast Page Mode current	MB81C4256A-70L	I_{CC4}	$\overline{RAS} = V_{IL}$, \overline{CAS} cycling; $t_{RC} = \text{min}$	—	—	55	mA
	MB81C4256A-80L					50	
	MB81C4256A-10L					43	
Refresh current #2 (Average power sup- ply current)	MB81C4256A-70L	I_{CC5}	\overline{RAS} cycling; \overline{CAS} -before- \overline{RAS} ; $t_{RC} = \text{min}$	—	—	68	mA
	MB81C4256A-80L					62	
	MB81C4256A-10L					54	
Battery Back up current (Average power supply current)	MB81C4256A-70L	I_{CC6}	\overline{RAS} cycling; \overline{CAS} -before- \overline{RAS} ; $t_{RC} = 125 \mu s$, $t_{RAS} = \text{min}$. to $1 \mu s$, $DQ1$ to $4 \geq V_{CC}$ $-0.2V$ or $\leq 0.2V$ or Open Other pin $\geq V_{CC} - 0.2V$ or $\leq 0.2V$	—	—	250	μA
	MB81C4256A-80L					250	
	MB81C4256A-10L					250	

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81C4256A-70L		MB81C4256A-80L		MB81C4256A-10L		Unit
				Min	Max	Min	Max	Min	Max	
1	Time Between Refresh		t_{REF}	—	64	—	64	—	64	ms
2	Random Read/Write Cycle Time		t_{RC}	140	—	155	—	180	—	ns
3	Read-Modify-Write Cycle Time		t_{RWC}	180	—	205	—	240	—	ns
4	Access Time from RAS	8.9	t_{RAC}	—	70	—	80	—	100	ns
5	Access Time from CAS	7.9	t_{CAC}	—	20	—	20	—	25	ns
6	Column Address Access Time	8.9	t_{AA}	—	35	—	40	—	50	ns
7	Output Hold Time		t_{OH}	0	—	0	—	0	—	ns
8	Output Buffer Turn On Delay Time		t_{ON}	0	—	0	—	0	—	ns
9	Output Buffer Turn off Delay Time	10	t_{OFF}	—	15	—	20	—	25	ns
10	Transition Time		t_T	2	50	2	50	2	50	ns
11	RAS Precharge Time		t_{RP}	60	—	65	—	70	—	ns
12	RAS Pulse Width		t_{RAS}	70	100000	80	100000	100	100000	ns
13	RAS Hold Time		t_{RSH}	20	—	20	—	25	—	ns
14	CAS to RAS Precharge Time		t_{CRP}	0	—	0	—	0	—	ns
15	RAS to CAS Delay Time	11,12	t_{RCD}	20	50	22	60	25	75	ns
16	CAS Pulse Width		t_{CAS}	20	—	20	—	25	—	ns
17	CAS Hold Time		t_{CSH}	70	—	80	—	100	—	ns
18	CAS Precharge Time (C-B-R cycle)	19	t_{CPN}	20	—	20	—	20	—	ns
19	Row Address Set Up Time		t_{ABR}	0	—	0	—	0	—	ns
20	Row Address Hold Time		t_{RAH}	10	—	12	—	15	—	ns
21	Column Address Set Up Time		t_{ASC}	0	—	0	—	0	—	ns
22	Column Address Hold Time		t_{CAH}	12	—	15	—	15	—	ns
23	RAS to Column Address Delay Time	13	t_{RAD}	15	35	17	40	20	50	ns
24	Column Address to RAS Lead Time		t_{RAL}	35	—	40	—	50	—	ns
25	Read Command Set Up Time		t_{RCS}	0	—	0	—	0	—	ns
26	Read Command Hold Time Referenced to RAS	14	t_{RRH}	0	—	0	—	0	—	ns
27	Read Command Hold Time Referenced to CAS	14	t_{RCH}	0	—	0	—	0	—	ns
28	Write Command Set Up Time	15	t_{WCS}	0	—	0	—	0	—	ns
29	Write Command Hold Time		t_{WCH}	10	—	12	—	15	—	ns
30	WE Pulse Width		t_{WP}	10	—	12	—	15	—	ns
31	Write Command to RAS Lead Time		t_{RWL}	15	—	20	—	25	—	ns
32	Write Command to CAS Lead Time		t_{CWL}	12	—	15	—	20	—	ns
33	DIN set Up Time		t_{DS}	0	—	0	—	0	—	ns
34	DIN Hold Time		t_{DH}	10	—	12	—	15	—	ns

AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81C4256A-70L		MB81C4256A-80L		MB81C4256A-10L		Unit
				Min	Max	Min	Max	Min	Max	
35	RAS Precharge time to CAS Active Time (Refresh cycles)		t_{RPC}	0	—	0	—	0	—	ns
36	CAS Set Up Time for CAS-before-RAS Refresh		t_{CSR}	0	—	0	—	0	—	ns
37	CAS Hold Time for CAS-before-RAS Refresh		t_{CHR}	10	—	12	—	15	—	ns
38	Access Time from OE	9	t_{OEA}	—	20	—	20	—	25	ns
39	Output Buffer Turn Off Delay from OE	10	t_{OEZ}	—	15	—	20	—	25	ns
40	OE to RAS Lead Time for Valid Data		t_{OEL}	10	—	10	—	10	—	ns
41	OE Hold Time Referenced to WE	16	t_{OEH}	0	—	0	—	0	—	ns
42	OE to Data In Delay Time		t_{OED}	15	—	20	—	25	—	ns
43	DIN to CAS Delay Time	17	t_{DZC}	0	—	0	—	0	—	ns
44	DIN to OE Delay Time	17	t_{DZO}	0	—	0	—	0	—	ns
50	Fast Page Mode Read/Write Cycle Time		t_{PC}	50	—	55	—	65	—	ns
51	Fast Page Mode Read-Modify-Write Cycle Time		t_{PRWC}	87	—	100	—	120	—	ns
52	Access Time from CAS Precharge	9,18	t_{CPA}	—	45	—	50	—	60	ns
53	Fast Page Mode CAS Precharge Time		t_{CP}	10	—	10	—	10	—	ns

Notes:

- Referenced to VSS
- ICC depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
ICC depends on the number of address change as $RAS = V_{IH}$ and $CAS = V_{IH}$.
ICC1, ICC2 and ICC3 are specified at three time of address change during $RAS = V_{IH}$ and $CAS = V_{IH}$.
ICC4 is specified at one time of address change during $RAS = V_{IH}$ and $CAS = V_{IH}$.
- An Initial pause ($RAS = CAS = V_{IH}$) of 200 μ s is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- AC characteristics assume $t_r = 5$ ns
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that $trcd \leq trcd$ (max), $tradr \geq tradr$ (max). If $trcd$ is greater than the maximum recommended value shown in this table, $trac$ will be increased by the amount that $trcd$ exceeds the value shown. Refer to Fig. 2 and 3.
- Assumes that $trcd \geq trcd$ (max), $tradr \geq tradr$ (max). If $t_{AA} \geq t_{AA} - t_{CAC} - t_r$, access time is t_{CAC} .
- If $tradr \geq tradr$ (max) and $t_{ASC} \leq t_{AA} - t_{CAC} - t_r$, access time is t_{AA} .
- Measured with a load equivalent to two TTL loads and 100 pF.
- t_{OFF} and t_{OEZ} is specified that output buffer change to high impedance state.
- Operation within the $trcd$ (max) limit ensures that $trac$ (max) can be met. $trcd$ (max) is specified as a reference point only; if $trcd$ is greater than the specified $trcd$ (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- $trcd$ (min) = $trah$ (min) + $2t_r + t_{ASC}$ (min)
- Operation within the $tradr$ (max) limit ensures that $trac$ (max) can be met. $tradr$ (max) is specified as a reference point only; if $tradr$ is greater than the specified $tradr$ (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- Either $trrh$ or $trch$ must be satisfied for a read cycle.
- $twcs$ is specified as a reference point only. If $twcs \geq twcs$ (min) the data output pin will remain High-Z state through entire cycle.
- Assumes that $twcs < twcs$ (min)
- Either $tozc$ or $tozo$ must be satisfied.
- t_{CPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{CP} is shortened, t_{CPA} is longer than t_{CPA} (max).
- Assumes that CAS-before-RAS refresh, CAS-before-RAS refresh counter test cycle only.

Fig. 2 - t_{RAC} vs. t_{RCD}





Fig. 3 - t_{RAC} vs. t_{RAD}



FUNCTIONAL TRUTH TABLE


Operation Mode	Clock Input				Address		Input Data		Refresh	Note
	RAS	CAS	WE	OE	Row	Column	Input	Output		
Standby	H	H	X	X	—	—	—	High-Z	—	
Read Cycle	L	L	H	L	Valid	Valid	—	Valid	Yes *	$t_{RAC} \geq t_{RCS}$ (min)
Write Cycle (Early Write)	L	L	L	X	Valid	Valid	Valid	High-Z	Yes *	$t_{WCS} \geq t_{WCS}$ (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes *	
RAS-only Refresh Cycle	L	H	X	X	Valid	—	—	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	X	X	—	—	—	High-Z	Yes	$t_{CSA} \geq t_{WCSA}$ (min)
Hidden Refresh	H→L	L	X	L	—	—	—	Valid	Yes	Previous data is kept.

X: "H" or "L"

*: It is impossible in Fast Page Mode

Fig. 4 – READ CYCLE

2



DESCRIPTION

To implement a read operation, a valid address is latched in by the \overline{RAS} and \overline{CAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by $RAS(t_{RAC})$, $CAS(t_{CAC})$, $OE(t_{OEA})$ or column addresses (t_{AA}) under the following conditions:


If $t_{RCD} > t_{RCD}(\max)$, access time = t_{CAC} .

If $t_{RAD} > t_{RAD}(\max)$, access time = t_{AA} .

If \overline{OE} is brought Low after t_{RAC} , t_{CAC} , or t_{AA} (which ever occurs later), access time = t_{OEA} .

However, if either \overline{CAS} or \overline{OE} goes High, the output returns to a high-impedance state after t_{OH} is satisfied.

Fig. 5 - EARLY WRITE CYCLE (\overline{OE} = "H" or "L")



DESCRIPTION

A write cycle is similar to a read cycle except \overline{WE} is set to a Low state and \overline{OE} is a "H" or "L" signal. A write cycle can be implemented in either of three ways - early write, \overline{OE} write (delayed write), or read-modify-write. During all write cycles, timing parameters t_{RWL} , t_{CWL} and t_{RAL} must be satisfied. In the early write cycle shown above t_{WCS} satisfied, data on the DQ pin is latched with the falling edge of \overline{CAS} and written into memory.


The timing diagram illustrates the relationship between various control and data signals for the 64K1602 LCD controller. The signals and their timing parameters are as follows:

- RAS**: Row Address Strobe. Timing parameters include t_{RC} (total pulse width), t_{RAS} (pulse width), t_{CRP} (setup time before CAS), t_{RCD} (setup time before DQ output), t_{CSH} (hold time after CAS), t_{CAS} (pulse width), t_{RSH} (hold time after RAS), and t_{RP} (return time to high).
- CAS**: Column Address Strobe. Timing parameters include t_{RAD} (setup time before DQ output), t_{RAH} (hold time after DQ output), t_{ASR} (setup time before DQ output), t_{ASC} (setup time before DQ output), t_{CAH} (hold time after DQ output), and t_{RAL} (hold time after DQ output).
- A₀ to A₈**: Address bus. The diagram shows the timing for Row Address (ADD) and Column Address (ADD) periods.
- WE**: Write Enable. Timing parameters include t_{DZC} (setup time before DQ output), t_{WP} (pulse width), t_{DS} (setup time before DQ output), and t_{OH} (hold time after DQ output).
- DQ (Input)**: Data bus input. Timing parameters include t_{OED} (setup time before DQ output), t_{CAG} (setup time before DQ output), t_{AA} (setup time before DQ output), t_{RAC} (setup time before DQ output), t_{DZO} (setup time before DQ output), t_{OEA} (setup time before DQ output), t_{OEZ} (setup time before DQ output), and t_{OEH} (hold time after DQ output).
- DQ (Output)**: Data bus output. Timing parameters include t_{DZO} (setup time before DQ output), t_{OEA} (setup time before DQ output), t_{OEZ} (setup time before DQ output), and t_{OEH} (hold time after DQ output).
- OE**: Output Enable. Timing parameters include t_{OEZ} (setup time before DQ output) and t_{OEH} (hold time after DQ output).

The diagram also includes a legend for data states: a solid gray box represents "H" or "L" (Valid Data), and a hatched box represents "Invalid Data".

In the $\overline{\text{OE}}$ (delayed write) cycle, tWCS is not satisfied; thus, the data on the DQpins is latched with the falling edge of $\overline{\text{WE}}$ and written into memory. The Output Enable ($\overline{\text{OE}}$) signal must be changed from Low to High before $\overline{\text{WE}}$ goes Low ($\text{tOED} + \text{tDS}$).

Fig. 7 - READ-MODIFY-WRITE CYCLE




DESCRIPTION

The read-modify-write cycle is executed by changing \overline{WE} from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, \overline{OE} must be changed from Low to High after the memory access time.

The fast page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The access time is determined by tCAC, tAA, tCPA, or tOEA, whichever one is the latest in occurring.

The fast page mode write cycle is executed in the same manner as the fastpage mode read cycle except the states of $\overline{\text{WE}}$ and $\overline{\text{OE}}$ are reversed. Data appearing on the DQ pins is latched on the falling edge of $\overline{\text{CAS}}$ and written into memory. During the fast page mode write cycle, including the delayed ($\overline{\text{OE}}$) write and read-modify-write cycles, tCWL must be satisfied.

2


**DESCRIPTION**

The fast page mode \overline{OE} (delayed) write cycle is executed in the same manner as the fast page mode write cycle except for the states of WE and OE. Input data on the DQ pins are latched on the falling edge of WE and written into memory. In the fast page mode delayed write cycle, OE must be changed from Low to High before WE goes Low (IOED + 1tDS).

[illegible]

During fast page mode of operation, the read-modify-write cycle can be executed by switching $\overline{\text{WE}}$ from High to Low after input data appears at the DQ pins during a normal cycle.

Fig. 12 - $\overline{\text{RAS}}$ -ONLY REFRESH ($\overline{\text{WE}} = \overline{\text{OE}} = \text{"H" or "L"}$)




DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: $\overline{\text{RAS}}$ -only refresh, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, and hidden refresh.

$\overline{\text{RAS}}$ -only refresh is performed by keeping $\overline{\text{RAS}}$ Low and $\overline{\text{CAS}}$ High throughout the cycle; the row address to be refreshed is latched on the falling edge of $\overline{\text{RAS}}$. During $\overline{\text{RAS}}$ -only refresh, $\overline{\text{Dout}}$ pin is kept in a high-impedance state.


Fig. 13 - $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH (ADDRESSES = $\overline{\text{WE}} = \overline{\text{OE}} = \text{"H" or "L"}$)



DESCRIPTION

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\text{CAS}}$ is held Low for the specified setup time (t_{CSR}) before $\overline{\text{RAS}}$ goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation.

Fig. 14 – HIDDEN REFRESH CYCLE



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of \overline{CAS} and cycling \overline{RAS} . The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have \overline{CAS} -before- \overline{RAS} refresh capability.

The timing diagram illustrates the relationship between various control and data signals and the resulting data on the DQ bus. The signals and their timing parameters are as follows:

- RAS**: Row Address Strobe. Timing parameters include t_{CHR} (RAS to CAS setup), t_{RSH} (RAS hold), and t_{RP} (RAS pulse width).
- CAS**: Column Address Strobe. Timing parameters include t_{CSR} (CAS to RAS setup), t_{CPN} (CAS to next pulse setup), t_{CAS} (CAS pulse width), t_{CAH} (CAS hold), and t_{RAL} (RAS to CAS setup).
- A₀ to A₆**: Address bus. Timing parameters include t_{ASC} (Address Setup) and t_{CWL} (Column Write Latency).
- WE (Read)**: Write Enable. Timing parameters include t_{RCS} (Read to CAS setup), t_{DZC} (Data Z to CAS setup), t_{DS} (Data Setup), t_{RWL} (Read Write Latency), t_{WP} (Write Pulse), and t_{DH} (Data Hold).
- DQ (Input)**: Data bus input. Timing parameters include t_{OED} (Output Enable Delay), t_{FCAC} (First Column Access Cycle), and t_{ON} (Output Enable Delay).
- DQ (Output)**: Data bus output. Timing parameters include t_{DZO} (Data Z to Output Setup), t_{OEA} (Output Enable Delay), t_{OEZ} (Output Enable Delay), and t_{OEH} (Output Enable Delay).
- OE**: Output Enable. Timing parameters include t_{OEZ} (Output Enable Delay) and t_{OEH} (Output Enable Delay).

The diagram also shows the data bus state: "HIGH-Z" (High Impedance) and "VALID DATA IN". The legend indicates that shaded areas represent "H" or "L" (High or Low) and hatched areas represent "Valid Data".

No.	Parameter	Symbol	MB81C4256A -70L		MB81C4256A -80L		MB81C4256A -10L		Unit
			Min	Max	Min	Max	Min	Max	
90	Access Time from $\overline{\text{CAS}}$	t_{FCAC}	—	45	—	50	—	60	ns


2-279

MB81C4256A-70L
MB81C4256A-80L
MB81C4256A-10L

PACKAGE DIMENSIONS

(Suffix : -P)

20-LEAD PLASTIC DUAL IN-LINE PACKAGE (CASE No.: DIP-20P-M03)




© 1988 FUJITSU LIMITED D20011S-1C

Dimensions in
inches (millimeters)

PACKAGE DIMENSIONS (Continued)

(Suffix : -C)



© 1988 FUJITSU LIMITED D20012S-2C


Dimensions in
inches (millimeters)

MB81C4256A-70L
MB81C4256A-80L
MB81C4256A-10L

PACKAGE DIMENSIONS (Continued)

(Suffix : -PJ)

26-LEAD PLASTIC LEADED CHIP CARRIER (SOJ-26) (CASE No.: LCC-26P-M04)




© 1990 FUJITSU LIMITED C26054S-1C

NOTE: 1. * This dimension includes resin protrusion. (Each side: $.006(0.15)$ MAX)
2. Although this package has 20 leads only, its pin positions are the same as that of 26-lead package.
3. Dimensions in inches (millimeters)

PACKAGE DIMENSIONS (Continued)

(Suffix : -PSZ)

20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE (CASE No.: ZIP-20P-M02)



©1989 FUJITSU LIMITED Z20D02S-4C




Dimensions in
 inches (millimeters)

MB81C4256A-70L
 MB81C4256A-80L
 MB81C4256A-10L

PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN)

24-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-24P-M04)



© 1990 FUJITSU LIMITED F24020S-2C




Dimensions in
 inches (millimeters)

PACKAGE DIMENSIONS (Continued)

(Suffix: - PFTR)

24-LEAD PLASTIC FLAT PACKAGE

(CASE No.: FPT-24P-M05)



© 1990 FUJITSU LIMITED F24021S-2C

Dimensions in
inches (millimeters)