## Corporate names revised in the documents

The Fujitsu Limited reorganized its LSI business into a wholly owned subsidiary, the Fujitsu Microelectronics Limited on March 21, 2008.

The corporate names "Fujitsu" and "Fujitsu Limited" described all in this document have been revised to the "Fujitsu Microelectronics Limited". Thank you for your cooperation and understanding this notice.

Moreover, there are no changes in the related documents other than corporate names revised.
Customers are advised to consult with sales representatives before ordering.

March 21, 2008
Fujitsu Microelectronics Limited

# ICs FOR MONITORING POWER VOLTAGE POWER SUPPLY ASSP 

## APPLICATION NOTES

# ICs FOR MONITORING POWER VOLTAGE POWER SUPPLY ASSP 

## APPLICATION NOTES

## PREFACE

## ■ Objectives and Intended Reader

The purpose of this manual is to promote the idea among our users that Fujitsu's ICs are easy to use. It is composed of a collection of frequently asked questions and data items which provide supplementary information to data sheets. Through numerous examples, it provides easy-to-understand explanations aimed at helping users make effective use of our products. We hope that this manual will be helpful for the users of Fujitsu ICs engaged in power voltage monitoring.

It should be remembered that the circuit diagrams and data values mentioned in this manual are for reference use only and that these numerical values are not guaranteed ones.
This manual should be read by engineers responsible for developing products which will use Fujitsu ICs for monitoring power voltage.

## - Structure of This Manual

This manual consists of five chapters as follows:

## Chapter 1 MB3761 Applications

This chapter provides applications regarding the MB3761.

## Chapter 2 MB3771 Applications

This chapter provides applications regarding the MB3771.

## Chapter 3 MB3773 Applications

This chapter provides applications regarding the MB3773.
Chapter 4 MB3790 Applications
This chapter provides applications regarding the MB3790.

## Chapter 5 MB3793 Applications

This chapter provides applications regarding the MB3793.

## FUNCTION CLASSIFICATION OF ICS FOR MONITORING POWER VOLTAGE



## READING THIS MANUAL

## - Page Layout

Each of the sections in this manual has a summary placed immediately below the section title. This summary provides an outline of the section to assist readers in using the manual easily.

The titles of upper sections appear also in the lower sections to help you identify where you are in the manual.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

1. The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.
2. The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.
3. FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.
4. Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
5. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

## CONTENTS

CHAPTER 1 MB3761 Applications ..... 1
1.1 How to Produce Hysteresis Characteristics ..... 2
1.2 How to Add Hysteresis Characteristics ..... 8
1.3 How to Search for Power Voltage Malfunctions [1] ..... 11
1.4 How to Search for Power Voltage Malfunctions [2] ..... 12
1.5 Programmable Zener ..... 14
1.6 Calculation in Sample Circuit for Resetting Reduced Voltage ..... 15
1.7 How to Search for Malfunctions in Power Voltage with Hysteresis Characteristics [1] ..... 17
1.8 How to Search for Malfunctions in Power Voltage with Hysteresis Characteristics [2] ..... 19
1.9 How to Troubleshoot the MB3761 ..... 21
1.9.1 If there are output fluctuations ..... 22
1.9.2 If hysteresis characteristics are not appropriate ..... 24
1.10 Q\&A Set Regarding the MB3761 ..... 26
CHAPTER 2 MB3771 Applications ..... 29
2.1 Equations for Calculating External Fine-tuning Types ..... 30
2.2 Monitoring Arbitrary Power Voltage (for VCC smaller than or equal to 18 V Relationship) ..... 32
2.3 Monitoring Arbitrary Power Voltage (for 5V constant voltage output) ..... 33
2.4 Monitoring Power Voltages of 5 V and 12 V ..... 35
2.5 Monitoring Power Voltage with Delayed Trigger ..... 37
2.6 Monitoring Negative Power Supply ..... 39
2.7 Generating Reference Voltage and Monitoring Voltage Drops [1] ..... 41
2.8 Generating Reference Voltage and Monitoring Voltage Drops [2] ..... 43
2.9 Detecting Low Voltage and Excess Voltage ..... 45
2.10 Reset Output ..... 46
2.11 Handling Unused Terminals ..... 48
2.12 Q\&A Set Regarding the MB3771 ..... 49
2.13 Equivalent Circuits for MB3771 Input/output Unit ..... 53
CHAPTER 3 MB3773 Applications ..... 55
3.1 Equations for Calculating External Fine-tuning Types ..... 56
3.2 Monitoring Power Voltage with Delayed Trigger ..... 57
3.3 Equations for Calculating Timing Setting and Related Fluctuations ..... 59
3.4 Configuration of CK Input Circuit Unit ..... 61
3.5 How the Watch-dog Timer Works ..... 62
3.6 How to Stop Watch-dog Timer ..... 64
3.7 Cautions Regarding Watch-dog Timer Stop Circuit [1] ..... 65
3.8 Cautions Regarding Watch-dog Timer Stop Circuit [2] ..... 66
3.9 Operations of Comparator and Latch ..... 69
3.10 Power Drop in Resetting Watch-dog Timer ..... 70
3.11 Handling Unused Terminals ..... 71
3.12 Q\&A Set Regarding the MB3773 ..... 72
3.13 Equivalent Circuits for MB3773 Input/output Unit ..... 74
CHAPTER 4 MB3790 Applications ..... 75
4.1 How to produce alarms in the case of a battery replacement ..... 76
4.2 Analog switches ..... 77
4.3 How to fine-tune the voltage detection level for the power supply ..... 79
4.4 Capacitance connected to the terminal CT ..... 80
4.5 How to adjust the time for detecting the voltage of the power supply ..... 81
4.6 Current consumption (IBATA and IBATB) in the primary battery ..... 83
4.7 How to calculate the reset pulse width (tPO) ..... 85
4.8 Charging the secondary battery from the primary battery ..... 86
4.9 Major reasons for drop in battery charges ..... 88
4.10 Operation at input pulse width (tPI) of less than $5 \mu \mathrm{~s}$ ..... 90
4.11 Backup: How to add a super capacitor to VOUT ..... 92
4.12 How to charge the secondary battery to more than 3 V ..... 94
4.13 Relationship between capacitance and output delay time ..... 95
4.14 Warning remarks about connecting a diode to the VOUT terminal for power protection ..... 96
4.15 Handling unused terminals ..... 98
4.16 Q\&A set regarding the MB3790 ..... 99
4.17 Comparison between the MB3780A and the MB3790 ..... 101
CHAPTER 5 MB3793 Applications ..... 103
5.1 Meaning of values $A$ to $D$ ..... 104
5.2 Clock timing ..... 106
5.3 Recommended circuit for limiting fmax ..... 108
5.4 Timing for the circuit limiting fmax ..... 109
5.5 Handling unused terminals ..... 110
5.6 Typical circuit for monitoring only the voltage of the power supply ..... 112
5.7 Specific ways of checking external circuits of the MB3793-42 ..... 113
5.8 Equivalent circuits for the use as input/output unit of the MB3793 ..... 115
5.9 Circuits for measuring the electric characteristics of the MB3793-42 ..... 117
INDEX ..... 119

## FIGURES

Figure 1.1-1 Comp. A equivalent circuit ..... 2
Figure 1.1-2 Output operation of Comp. A (during a VIN rise) ..... 2
Figure 1.1-3 Circuit operation of Comp. A with pin 3 terminal voltage lower than VR ..... 3
Figure 1.1-4 Equivalent circuit of Comp. A under V3 < VR condition ..... 3
Figure 1.1-5 Output operation of Comp. A (during a VIN fall) ..... 4
Figure 1.1-6 Circuit operation of Comp. A with pin 3 terminal voltage higher than VR ..... 4
Figure 1.1-7 Equivalent circuit of Comp. A under V3 > VR condition ..... 4
Figure 1.1-8 Comp. B equivalent circuit ..... 5
Figure 1.1-9 Output operation of Comp. B (during a VIN fall) ..... 5
Figure 1.1-10 Circuit operation of Comp. B with pin 1 terminal voltage higher than VR ..... 5
Figure 1.1-11 Equivalent circuit of Comp. B under V1 > VR condition ..... 6
Figure 1.1-12 Output operation of Comp. B (during a VIN rise) ..... 6
Figure 1.1-13 Circuit operation of Comp. B with pin 1 terminal voltage lower than VR ..... 6
Figure 1.1-14 Equivalent circuit of Comp. B under V1 < VR condition ..... 7
Figure 1.2-1 Hysteresis characteristics added to Comp. A ..... 8
Figure 1.2-2 Equivalent circuit of Comp. A under V3 < VR condition ..... 8
Figure 1.2-3 Equivalent circuit of Comp. A under V3 $>$ VR condition ..... 9
Figure 1.2-4 Hysteresis characteristics added to Comp. B ..... 9
Figure 1.2-5 Equivalent circuit of Comp. B under V1 > VR condition ..... 9
Figure 1.2-6 Equivalent circuit of Comp. B under V1 < VR condition ..... 10
Figure 1.6-1 Equivalent circuit for resetting reduced voltage ..... 15
Figure 1.6-2 Equivalent circuits for VCC (H) and VCC (L) ..... 15
Figure 1.7-1 Sample circuit detecting for malfunctions in power voltage with hysteresis characteristics [1] ..... 17
Figure 1.7-2 Output operation of sample circuit detecting for malfunctions in power voltage with hysteresischaracteristics [1] 18
Figure 1.7-3 Equivalent circuit detecting malfunctions in power voltage with hysteresis characteristics [1] ..... 18
Figure 1.8-1 Sample circuit detecting for malfunctions in power voltage with hysteresis characteristics [2] . 19
Figure 1.8-2 Output operation of sample circuit detecting for malfunctions in power voltage with hysteresis characteristics [2] 20
Figure 1.9-1 How to remove unstable output [1] ..... 22
Figure 1.9-2 How to remove unstable output [2] ..... 23
Figure 1.9-3 Adding hysteresis characteristics to Comp. A ..... 24
Figure 1.9-4 Result close to the setting ..... 25
Figure 1.9-5 Result not close to the setting ..... 25
Figure 2.1-1 Equivalent circuit for calculating external fine-tuning types ..... 30
Figure 2.2-1 Equivalent circuit for monitoring arbitrary power voltage ..... 32
Figure 2.3-1 Equivalent circuit for providing constant voltage output ..... 33
Figure 2.4-1 Equivalent circuit for monitoring 12 V power voltage (when voltage at pin 2 is higher than 1.245 V ) ..... 35
Figure 2.4-2 Equivalent circuit for monitoring 12 V power voltage (when voltage at pin 2 is lower than 1.245 V ) ..... 35
Figure 2.4-3 Equivalent circuit for monitoring 5V power voltage ..... 36
Figure 2.5-1 Equivalent circuit for monitoring power voltage with delayed trigger ..... 37
Figure 2.5-2 Change in voltage level at pin 7 ..... 37
Figure 2.5-3 Measurements of detection time TPI (reference only) ..... 38
Figure 2.6-1 Equivalent circuit for monitoring negative power supply [1] ..... 39
Figure 2.6-2 Equivalent circuit for monitoring negative power supply [2] ..... 39
Figure 2.7-1 Equivalent circuit for reference voltage generation and voltage drop detection [1] (generating 9V and monitoring $5 \mathrm{~V} / 9 \mathrm{~V}$ ) 41
Figure 2.7-2 Equivalent circuit for reference voltage generation and voltage drop detection [2] (generating 9V and monitoring $5 \mathrm{~V} / 9 \mathrm{~V}$ ) 41
Figure 2.8-1 Equivalent circuit for reference voltage generation and voltage drop detection [1] (generating 5V and monitoring 5 V ) 43
Figure 2.8-2 Equivalent circuit for reference voltage generation and voltage drop detection [2] (generating 1.245 V and monitoring 5 V ) 43
Figure 2.9-1 Equivalent circuit for detecting low voltage and excess voltage ..... 45
Figure 2.10-1 Equivalent circuit for internal reset ..... 46
Figure 3.1-1 Equivalent circuit for calculating external fine-tuning types ..... 56
Figure 3.2-1 Equivalent circuit for monitoring power voltage with delayed trigger ..... 57
Figure 3.2-2 Change in voltage level at pin 7 ..... 57
Figure 3.2-3 Measurements of detection time TPI (reference only) ..... 58
Figure 3.3-1 Equivalent circuit for internal reset ..... 59
Figure 3.4-1 Equivalent circuit for detecting falling edge in CK signal input unit ..... 61
Figure 3.4-2 Equivalent circuit for detecting falling edge in CK signal input unit (waveforms) ..... 61
Figure 3.5-1 Equivalent circuit for watch-dog timer ..... 62
Figure 3.5-2 Timing chart for watch-dog timer ..... 63
Figure 3.6-1 How to stop watch-dog timer (using NPN trasistors) ..... 64
Figure 3.8-1 Sample circuit failing to detect voltage ..... 66
Figure 3.8-2 Actual circuit ..... 67
Figure 3.8-3 What takes place internally when VCC is reduced with switch on ..... 68
Figure 3.9-1 Operations timing of comparator and latch ..... 69
Figure 4.1-1 Equivalent circuit (for producing alarms during battery replacement) ..... 76
Figure 4.2-1 Equivalent circuit (for primary and secondary batteries) ..... 77
Figure 4.2-2 Equivalent circuit for analog switch 1 ..... 77
Figure 4.3-1 Equivalent circuit (for fine-tuning power voltage detection level) ..... 79
Figure 4.4-1 Threshold Vth of voltage at the terminal CT ..... 80
Figure 4.4-2 Relationship between leak current and voltage at the terminal CT ..... 80
Figure 4.5-1 Equivalent circuit (for adjusting the time for detecting the voltage of the power supply) ..... 81
Figure 4.5-2 Change in the voltage at terminal VSENSE ..... 81
Figure 4.7-1 Equivalent circuit [for calculating the reset pulse width (tPO)] ..... 85
Figure 4.8-1 Analog switch (charging the secondary battery from the primary battery) ..... 86
Figure 4.8-2 Data obtained for charging the secondary battery from the primary battery ..... 86
Figure 4.9-1 VOUT in dependence of VIN ..... 88
Figure 4.9-2 VOUT in dependence of IBAT2 ..... 89
Figure 4.10-1 Block diagram of the operation at input pulse width (tPI) of less than $5 \mu \mathrm{~s}$ ..... 90
Figure 4.10-2 Waveforms for a momentary drop in VCC ..... 91
Figure 4.11-1 Equivalent circuit [1] (for implementing a backup by adding a super capacitor to the terminal VOUT) 92
Figure 4.11-2 Equivalent circuit [2] (for implementing a backup by adding a super capacitor to the terminal VOUT)92
Figure 4.11-3 Measured leak current IOUT at VOUT for an input of VIN [1] ..... 93
Figure 4.11-4 Measured leak current IOUT at VOUT for an input of VIN [2] ..... 93
Figure 4.12-1 Equivalent circuit (for charging the secondary battery to more than 3V) ..... 94
Figure 4.12-2 Measured leak current VBAT2 for VIN voltages of more than 4.2V ..... 94
Figure 4.13-1 Equivalent circuit (setting the relationship between capacitance and output delay time) ..... 95
Figure 4.14-1 Equivalent circuit [1] (for connecting a diode to the terminal VOUT for power protection) ..... 96
Figure 4.14-2 Equivalent circuit [2] (when there is no diode connected to the terminal VOUT for power protection) 96
Figure 4.14-3 Equivalent circuit (for the input unit of terminal VBAT1) ..... 97
Figure 5.1-1 Chart of the timing for the VCC, CTP, CTW, and RESET signals ..... 104
Figure 5.3-1 Equivalent circuit (recommended circuit for limiting fmax) ..... 108
Figure 5.4-1 Equivalent circuit (timing for the circuit limiting fmax) ..... 109
Figure 5.4-2 Timing for the circuit limiting fmax ..... 109
Figure 5.6-1 Typical circuit for monitoring only the voltage of the power supply ..... 112
Figure 5.6-2 Chart of the timing of a circuit for monitoring only the voltage of the power supply ..... 112
Figure 5.7-1 Example of an external circuit for INH input ..... 113

## TABLES

Table 2.1-1 Details of calculating external fine-tuning types (calculating maximum value) ..... 31
Table 2.11-1 Handling unused terminals in the MB3771 ..... 48
Table 3.3-1 Typical values ..... 59
Table 3.11-1 Handling unused terminals in the MB3773 ..... 71
Table 4.15-1 Handling unused terminals in the MB3790 ..... 98
Table 4.17-1 Comparison between the MB3780A and the MB3790 ..... 101
Table 5.5-1 Handling unused terminals in the MB3793 ..... 110

## CHAPTER 1 MB3761 Applications

This chapter provides applications regarding the MB3761.
1.1 How to Produce Hysteresis Characteristics
1.2 How to Add Hysteresis Characteristics
1.3 How to Search for Power Voltage Malfunctions [1]
1.4 How to Search for Power Voltage Malfunctions [2]
1.5 Programmable Zener diodes
1.6 Calculation in Sample Circuit for Resetting Reduced Voltage
1.7 How to Search for Malfunctions in Power Voltage with Hysteresis Characteristics [1]
1.8 How to Search for Malfunctions in Power Voltage with Hysteresis Characteristics [2]
1.9 How to Troubleshoot the MB3761
1.10 Q\&A Set Regarding the MB3761

### 1.1 How to Produce Hysteresis Characteristics

Using an external circuit, it is possible to add hysteresis characteristics to
Comparators A and B (Comp. A and Comp. B) that are housed in the MB3761.

- Related data sheet(s): Operational Definitions (Page 4)

Hysteresis characteristics for Comp. A
Comp. A shows different values of detection, depending on whether there is a current flow through $\mathrm{R}_{3}$ (refer to Figure 1.1-1).

Figure 1.1-1 Comp. A equivalent circuit


O At the time of a $\mathrm{V}_{\mathrm{IN}}$ rise
As shown in Figure 1.1-1, set an equivalent circuit. If the pin 3 terminal voltage $\left(V_{3}\right)$ is lower than $V_{R}$, the internal circuit operates as shown in Figure 1.1-3; the transistors at pins (2 and 4) are off. Because of an $R_{L}$ pull-up, pin 4 provides an $H$ output, which corresponds to the [1] range in Figure 1.1-2.
There is no current flow at point $P$, so that no current will flow out from pin (2). Therefore, there is no current flow at $R_{3}$. This means that the Figure 1.1-1 and Figure 1.1-4 circuits are equivalent.

Figure 1.1-2 Output operation of Comp. $A$ (during a $\mathrm{V}_{\mathrm{IN}}$ rise)


Figure 1.1-3 Circuit operation of Comp. A with pin 3 terminal voltage lower than $\mathbf{V}_{\mathbf{R}}$


Figure 1.1-4 Equivalent circuit of Comp. $A$ under $V_{3}<V_{R}$ condition


The pin 3 terminal voltage $\left(\mathrm{V}_{3}\right)$ may be calculated from the following equation.

$$
V_{3}=\frac{R_{2}}{R_{1}+R_{2}} V_{\text {IN }}
$$

the detection voltage, $\mathrm{V}_{\mathrm{IN}}(\mathrm{A})$, will reach the value of $\mathrm{V}_{\mathrm{IN}}$ available when $\mathrm{V}_{3}=\mathrm{V}_{\mathrm{R}}$. Therefore, the following equation applies.

$$
\begin{aligned}
\mathrm{V}_{\mathrm{H}}(\mathrm{~A}) & =\frac{\mathrm{R}_{1}+\mathrm{R}_{2}}{R_{2}} \mathrm{VR} \\
& =\left(1+\frac{R_{1}}{R_{2}}\right) \mathrm{VR}
\end{aligned}
$$

This reverses the output, resulting in the [2] range in Figure 1.1-2.

## O At the time of a $\mathrm{V}_{\mathrm{IN}}$ fall

As the value of $\mathrm{V}_{\text {IN }}$ is decreased gradually, the internal circuit operates as shown in Figure 1.1-6 , when the pin 3 terminal voltage is higher than $\mathrm{V}_{\mathrm{R}}$ (this corresponds to the [3] range in Figure 1.1-5. The internal transistors at pins 2 and 4 are turned on. This changes the output at pin 4 to the $L$ level, so that a current begins to flow at the pin 2 terminal (refer to Figure 1.1-7 ).

## CHAPTER 1 MB3761 Applications

Figure 1.1-5 Output operation of Comp. A (during a $\mathrm{V}_{\mathrm{IN}}$ fall)


Figure 1.1-6 Circuit operation of Comp. A with pin 3 terminal voltage higher than $\mathbf{V}_{\mathbf{R}}$


Figure 1.1-7 Equivalent circuit of Comp. $A$ under $V_{3}>V_{R}$ condition


As shown in Figure 1.1-7, there is a current flow $\left(I_{3}\right)$ through $R_{3}$, thus increasing the value of current $I_{2}$ flowing through $R_{2}$. This, in turn, increases the voltage drop through $R_{2}$ and increases the $\mathrm{V}_{3}$ voltage level. To meet the $\mathrm{V}_{3}=\mathrm{V}_{\mathrm{R}}$ relationship, the increase in the $\mathrm{V}_{3}$ voltage level requires a lower $\mathrm{V}_{\mathrm{IN}}$ value, which is lower than the value of $\mathrm{V}_{\mathrm{IN}}$ available during the change from [1] to [2] in Figure 1.1-2 (refer to the description of hysteresis characteristics).
Under these conditions, the following equations apply.

$$
\begin{align*}
& \frac{V_{2}-V_{3}}{R_{3}}+\frac{V_{1 N}-V_{3}}{R_{1}}=\frac{V_{3}}{R_{2}} \\
& V_{2}=V_{c c} \tag{b}
\end{align*}
$$

Substituting equation (b) into equation (a) provides the $\mathrm{V}_{\mathrm{IN}}$ equation as follows.

$$
\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{3}\left(1+\frac{\mathrm{R}_{1}}{\mathrm{R}_{2} / / \mathrm{R}_{3}}\right)-\frac{\mathrm{R}_{1}}{\mathrm{R}_{3}} \mathrm{~V}_{\mathrm{cc}}
$$

The detection voltage, $\mathrm{V}_{\mathrm{IL}}(\mathrm{A})$, will reach the value of $\mathrm{V}_{\text {IN }}$ available when $\mathrm{V}_{3}=\mathrm{V}_{\mathrm{R}}$.
Therefore, the following equation applies.

$$
V_{\text {IL }}(A)=V_{R}\left(1+\frac{R_{1}}{R_{2} / / R_{3}}\right)-\frac{R_{1}}{R_{3}} V_{c c}
$$

- Hysteresis characteristics for Comp. B

Comp. B shows different values of detection, depending on whether there is a current flow through $\mathrm{R}_{6}$ (refer to Figure 1.1-8).

Figure 1.1-8 Comp. B equivalent circuit


## O At the time of a $\mathbf{V}_{\mathbf{I N}}$ fall

As shown in Figure 1.1-8, set an equivalent circuit. If the pin 1 terminal voltage $\left(\mathrm{V}_{1}\right)$ is higher than $V_{R}$, the internal circuit operates as shown in Figure 1.1-10; the transistor at pin 6 is turned on. $\mathrm{V}_{\mathrm{O}}(\mathrm{B})$ provides an L output, which corresponds to the [1] range in Figure 1.1-9.

The transistor at pin 7 is turned off, so that no current will flow at point $P$ of $R_{6}$. In this case, the Figure 1.1-8 and Figure 1.1-11 circuits are equivalent.

Figure 1.1-9 Output operation of Comp. B (during a $\mathrm{V}_{\mathrm{IN}}$ fall)


Figure 1.1-10 Circuit operation of Comp. $B$ with pin 1 terminal voltage higher than $\mathbf{V}_{\mathbf{R}}$


## CHAPTER 1 MB3761 Applications

Figure 1.1-11 Equivalent circuit of Comp. $B$ under $V_{1}>V_{R}$ condition


From Figure 1.1-11 the threshold voltage, $\mathrm{V}_{\mathrm{IL}}(B)$, may be expressed as follows.

$$
V_{I L}(B)=\left(1+\frac{R_{4}}{R_{5}}\right) V_{R}
$$

## At the time of a $\mathbf{V}_{\mathrm{IN}}$ rise

As the value of $V_{I N}$ is increased gradually, the internal circuit operates as shown in Figure 1.113, when the pin 1 terminal voltage is lower than $\mathrm{V}_{\mathrm{R}}$ (this corresponds to the [3] range in Figure 1.1-12 ). This turns off the internal transistor at pin 6 and turns on the internal transistor at pin 7. In this case, the Figure 1.1-8 and Figure 1.1-14 circuits are equivalent.

Figure 1.1-12 Output operation of Comp. $B$ (during a $\mathrm{V}_{\mathrm{IN}}$ rise)


Figure 1.1-13 Circuit operation of Comp. $B$ with pin 1 terminal voltage lower than $\mathbf{V}_{\mathrm{R}}$


Figure 1.1-14 Equivalent circuit of Comp. $B$ under $V_{1}<V_{R}$ condition


As shown in Figure 1.1-14, when pin 7 changes to the $L$ level, current $I_{4}$ flowing through $R_{4}$ branches into current 16 flowing through $R_{6}$ and current $I_{5}$ flowing through $R_{5}$. This reduces the $R 5$-based voltage drop by the $I_{6}$ equivalent, thus lowering the $V_{1}$ voltage level.
Causing another output reverse under the $\mathrm{V}_{1}>\mathrm{V}_{\mathrm{R}}$ condition requires a much higher value of $\mathrm{V}_{\mathbb{I N}}$, which is higher the value of $\mathrm{V}_{\mathbb{I N}}$ available during the change from [1] to [2] in Figure 1.1-9, resulting in the $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{R}}$ relationship (refer to the description of hysteresis characteristics).
Under these conditions, the following equation applies.

$$
\frac{V_{\text {IN }}-V_{1}}{R_{4}}=\frac{V_{1}}{R_{6}}+\frac{V_{1}}{R_{5}}
$$

When $V_{1}=V_{R}, V_{I N}$ satisfies the $V_{I N}=V_{I H}(B)$ relationship. As the value of $V_{I N}$ undergoes a gradual increase, therefore, the value of detection value, $\mathrm{V}_{\mathrm{IH}}(B)$, may be expressed by the following equation.

$$
\mathrm{V}_{\mathrm{IH}}(\mathrm{~B})=\left(1+\frac{\mathrm{R}_{4}}{\mathrm{R}_{5} / / \mathrm{R}_{6}}\right) \times \mathrm{V}_{\mathrm{R}}
$$

### 1.2 How to Add Hysteresis Characteristics

It is possible to add hysteresis characteristics to Comparators $A$ and $B$ (Comp. $A$ and Comp. B) that are housed in the MB3761.

- Related data sheet(s): Application Examples - Addition of Hysteresis (Page 6)

How to add hysteresis characteristics to Comp. A
Figure 1.2-1 Hysteresis characteristics added to Comp. A


O When $\mathbf{V}_{\mathbf{3}}<\mathbf{V}_{\mathbf{R}}$
There is no current flowing out at pin (2) because the internal transistor at pin (2) shown in Figure 1.2-1 is off. This is equivalent to the Figure 1.2-2 circuit; therefore, the detection voltage may be expressed by the following equation.

$$
V_{I H}(A)=\left(1+\frac{R_{1}+R_{2}}{R_{3}}\right) V_{R}
$$

Figure 1.2-2 Equivalent circuit of Comp. A under $\mathrm{V}_{3}<\mathrm{V}_{\mathrm{R}}$ condition


O When $\mathbf{V}_{3}>\mathbf{V}_{\mathbf{R}}$
The internal transistor at pin (2) shown in Figure 1.2-1 is turned on, so that $V_{2}$ is nearly equal to $\mathrm{V}_{\mathrm{CC}}$. This is equivalent to the Figure 1.2-3 circuit; therefore, the detection voltage may be expressed by the following equation.

$$
V_{\text {LL }}(A)=\left(1+\frac{R_{2}}{R_{3}}\right) V_{R}
$$

Figure 1.2-3 Equivalent circuit of Comp. A under $V_{3}>V_{R}$ condition


- How to add hysteresis characteristics to Comp. B

Figure 1.2-4 Hysteresis characteristics added to Comp. B


## When $\mathbf{V}_{1}>\mathbf{V}_{\mathbf{R}}$

The internal transistor at pin (7) shown in Figure 1.2-4 is off and an equivalent circuit is given in Figure 1.2-5. When the internal output transistor at pin (6) is turned on, the output level changes to $L$.
The detection voltage may be expressed by the following equation.

$$
V_{I L}(B)=\left(1+\frac{R_{1}}{R_{2}+R_{3}}\right) V_{R}
$$

Figure 1.2-5 Equivalent circuit of Comp. $B$ under $V_{1}>V_{R}$ condition


O When $\mathrm{V}_{\mathbf{1}}<\mathrm{V}_{\mathbf{R}}$
Because the internal transistor at pin (7) shown in Figure 1.2-4 is on, the output level changes to L; an equivalent circuit is given in Figure 1.2-6 . When the internal output transistor at pin (6) is turned off, the output level changes to H .

The detection voltage may be expressed by the following equation.

$$
\mathrm{V}_{\mathrm{H}}(\mathrm{~B})=\left(1+\frac{\mathrm{R}_{1}}{\mathrm{R}_{2}}\right) \mathrm{V}_{\mathrm{R}}
$$

## CHAPTER 1 MB3761 Applications

Figure 1.2-6 Equivalent circuit of Comp. $B$ under $V_{1}<V_{R}$ condition


### 1.3 How to Search for Power Voltage Malfunctions [1]

This section explains how to search for malfunctions in power voltage using the MB3761.

- Related data sheet(s): Application Examples - Voltage Detection for Alarm (Page 7)

■ How to search for power voltage malfunctions [1]


*1: When $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{CCL}}$
When the output at pin (4) in Comp. A changes to H, VO changes to L.
When the output at pin (7) in Comp. B changes to $\mathrm{L}, \mathrm{V}_{\mathrm{O}}$ changes to L .
As the detection voltage in Comp. $B, V_{C C L}$ may be expressed by the following equation.

$$
V_{C C L}=\left(1+\frac{R_{3}}{R_{4}}\right) V_{R}
$$

*2: When $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{CCL}}<\mathrm{V}_{\mathrm{CCH}}$
When the output at pin (4) in Comp. A changes to $\mathrm{H}, \mathrm{V}_{\mathrm{O}}$ changes to H .
When the output at pin (7) in Comp. B changes to $\mathrm{H}, \mathrm{V}_{\mathrm{O}}$ changes to H .
*3: When $\mathrm{V}_{\mathrm{CC}}>\mathrm{V}_{\mathbf{C C H}}$
When the output at pin (4) in Comp. A changes to $L, V_{O}$ changes to $L$.
When the output at pin (7) in Comp. B changes to $H, V_{O}$ changes to $L$
As the detection voltage in Comp. $\mathrm{A}, \mathrm{V}_{\mathrm{CCH}}$ may be expressed by the following equation.

$$
V_{c c H}=\left(1+\frac{R_{1}}{R_{2}}\right) V_{R}
$$

### 1.4 How to Search for Power Voltage Malfunctions [2]

This section explains how to search for malfunctions in power voltage using the MB3761.

- Related data sheet(s): Application Examples - Voltage Detection for Alarm (Page 7)

How to search for power voltage malfunctions [2]


[1]:
At a high value of $\mathrm{V}_{\mathrm{CC}}$, if the $\mathrm{V}_{\mathrm{R}}<\mathrm{V}_{\mathrm{A}}$ relationship is met, the output of Comp. A changes to the $L$ level and the value of $V_{B}$ depends on the $R_{3}$ and $R_{4}$ combination.
[2]:
When $\mathrm{V}_{\mathrm{B}}<\mathrm{V}_{\mathrm{R}}$, the output of Comp. B changes to the L level.
[3]:
If the value of $\mathrm{V}_{\mathrm{CC}}$ decreases and the $\mathrm{V}_{\mathrm{R}}>\mathrm{V}_{\mathrm{A}}$ relationship is met, the OUT-A output changes to H and the output of Comp. B also changes to H .
[How Comp. B works]
When pin (4) of OUT-A is at the L level
*1: $\quad \mathrm{V}_{c c}>\frac{\mathrm{R}_{3}+\mathrm{R}_{4}}{\mathrm{R}_{4}} \times \mathrm{V}_{\mathrm{R}} \quad-$ - Theoutput $\mathrm{V}_{0}$ changes to the H level.
*1: $V_{c c}<\frac{R_{3}+R_{4}}{R_{4}} \times V_{R} \quad--$ TheoutputVo changes to the L level.

When pin (4) of OUT-A is at the H level
The output Vo changes to the H level.
[How Comp. A works]
*2: $\quad V_{c c}>\frac{R_{1}+R_{2}}{R_{2}} \times V_{R}---$ TheOUT - A outputchanges to theL level.
*2: $\quad V_{c c}<\frac{R_{1}+R_{2}}{R_{2}} \times V_{R}--$ TheOUT - A outputchanges to theH level.

CHAPTER 1 MB3761 Applications

### 1.5 Programmable Zener

This section explains programmable Zener that use the MB3761.

- Related data sheet(s): Application Examples - Programmable Zener (Page 8)

■ Programmable Zener


$$
\begin{aligned}
V_{o} & =\frac{R_{2}+R_{3}}{R_{3}} \times V_{R} \\
& =\left(1+\frac{R_{2}}{R_{3}}\right) \times V_{R}
\end{aligned}
$$


*: Because of transistor capability

### 1.6 Calculation in Sample Circuit for Resetting Reduced Voltage

This section explains equations regarding a sample circuit used for resetting reduced voltage using the MB3761.

- Related data sheet(s): Application Examples - Recovery Reset Circuit (Page 8)
- Calculation in sample circuit used for resetting reduced voltage

Figure 1.6-1 Equivalent circuit for resetting reduced voltage

[How to calculate $\mathrm{V}_{\mathrm{CC}}(\mathrm{H})$ and $\mathrm{V}_{\mathrm{CC}}(\mathrm{L})$ ]
Figure 1.6-2 Equivalent circuits for $\mathrm{V}_{\mathrm{CC}}(\mathrm{H})$ and $\mathrm{V}_{\mathrm{CC}}(\mathrm{L})$


Equivalent to $\operatorname{VCC}(\mathrm{H})$


Equivalent to VCC(L)

How to calculate $\mathrm{V}_{\mathrm{Cc}}(\mathrm{H})$ :

$$
\begin{align*}
& \frac{\left(R_{2}+R_{3}\right) / / R_{4}}{R_{1}+\left(R_{2}+R_{3}\right) / / R_{4}} V_{c c}=V_{x}  \tag{a}\\
& \frac{R_{3}}{R_{2}+R_{3}} V_{x}=V_{T H} \tag{b}
\end{align*}
$$

From (a) and (b), you get the following equation

$$
\frac{\frac{\left(R_{2}+R_{3}\right) R_{4}}{R_{2}+R_{3}+R_{4}}}{R_{1}+\frac{\left(R_{2}+R_{3}\right) R_{4}}{R_{2}+R_{3}+R_{4}}} V_{c c}=\frac{R_{2}+R_{3}}{R_{3}} V_{T H}
$$

$$
\begin{aligned}
& \frac{\left(R_{2}+R_{3}\right) R_{4}}{R_{1}\left(R_{2}+R_{3}+R_{4}\right)+\left(R_{2}+R_{3}\right) R_{4}} V_{c c}=\frac{R_{2}+R_{3}}{R_{3}} V_{T H} \\
& \begin{aligned}
V_{c c}(H) & =\frac{R_{1}\left(R_{2}+R_{3}+R_{4}\right)+\left(R_{2}+R_{3}\right) R_{4}}{R_{3} R_{4}} V_{T H} \\
& =\frac{R_{1}\left(R_{2}+R_{3}\right)}{R_{3} R_{4}} V_{T H}+\frac{\left(R_{1}+R_{2}+R_{3}\right) R_{4}}{R_{3} R_{4}} V_{T H} \\
& =\frac{R_{1}\left(R_{2}+R_{3}\right)}{R_{3} R_{4}} V_{T H}+V c c(L)
\end{aligned}
\end{aligned}
$$

How to calculate $\mathrm{V}_{\mathrm{Cc}}(\mathrm{L})$ :

$$
\begin{equation*}
\frac{\mathrm{R}_{3}}{\mathrm{R}_{1}+\mathrm{R}_{2}+\mathrm{R}_{3}} \mathrm{~V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{TH}} \tag{c}
\end{equation*}
$$

From (c), you get the following equation

$$
V_{c c}(L)=\frac{R_{1}+R_{2}+R_{3}}{R_{3}} V_{T H}
$$

### 1.7 How to Search for Malfunctions in Power Voltage with Hysteresis Characteristics [1]

This section explains how to search for malfunctions in power voltage with hysteresis characteristics using the MB3761.

- Related data sheets: Operational Definitions (Page 4)


## Application Examples - Voltage Detection for Alarm (Page 7)

■ How to search for malfunctions in power voltage with hysteresis characteristics [1]
See Figure 1.7-1, which is a combination of the circuits in the Operational Definitions and Application Examples - Voltage Detection for Alarm data sheets. The detection voltage may be expressed by the following equation.

$$
\begin{aligned}
V_{I L}(B) & =\left(1+\frac{R_{4}}{R_{5}}\right) \times V_{R} \\
V_{I L}(B) & =\left(1+\frac{R_{4}}{R_{5} / / R_{6}}\right) \times V_{R} \\
V_{ル L}(A) & =\left(1+\frac{R_{4}}{R_{2} / / R_{3}}\right) \times V_{R}-\frac{R_{4}}{R_{3}} \times V_{c c} \\
V_{ル L}(A) & =\left(1+\frac{R_{1}}{R_{2}}\right) \times V_{R}
\end{aligned}
$$

Note:
Check for proper operation by considering factors such as current consumption, each terminals' maximum rating, and recommended operating conditions. Then, set the resistance values.

Figure 1.7-1 Sample circuit detecting for malfunctions in power voltage with hysteresis characteristics
[1]


## CHAPTER 1 MB3761 Applications

Figure 1.7-2 Output operation of sample circuit detecting for malfunctions in power voltage with hysteresis characteristics [1]


Figure 1.7-3 Equivalent circuit detecting malfunctions in power voltage with hysteresis characteristics [1]


### 1.8 How to Search for Malfunctions in Power Voltage with Hysteresis Characteristics [2]

This section explains how to search for malfunctions in power voltage with hysteresis characteristics using the MB3761.

## - Related data sheets: Application Examples-Addition of Hysteresis (Page 6) <br> Application Examples-Voltage Detection for Alarm (Page 7)

- How to search for malfunctions in power voltage with hysteresis characteristics [2]

See Figure 1.8-1, which is a modification of the circuits in the Addition of Hysteresis and Application Examples - Voltage Detection for Alarm data sheets. Comp. A detects for malfunctions in $\mathrm{V}_{\mathrm{CCL} 1}$ and $\mathrm{V}_{\mathrm{CCL} 2}$; and Comp. B for $\mathrm{V}_{\mathrm{CCH} 3}$ and $\mathrm{V}_{\mathrm{CCH} 4}$.
The detection voltage may be expressed by the following equations.

$$
\begin{aligned}
& V_{C C L 1}=\left(1+\frac{R_{2}}{R_{3}}\right) \times V_{R} \\
& V_{C C L 2}=\left(1+\frac{R_{1}+R_{2}}{R_{3}}\right) \times V_{R} \\
& V_{C C H 3}=\left(1+\frac{R_{4}}{R_{5}+R_{6}}\right) \times V_{R} \\
& V_{C C H 4}=\left(1+\frac{R_{4}}{R_{5}}\right) \times V_{R}
\end{aligned}
$$

## Note:

If the desired detection voltage is relatively high, the voltage at pin (7) is small, depending on the resistance ratio. Therefore, the above method is not applicable when it is not possible to detect the system side as H level at the specified smoll voltage.

For more details, refer to the section 1.2, "How to Add Hysteresis Characteristics" and section1.4, "How to Search for Power Voltage Malfunctions [2]."

Figure 1.8-1 Sample circuit detecting for malfunctions in power voltage with hysteresis characteristics
[2]


CHAPTER 1 MB3761 Applications

Figure 1.8-2 Output operation of sample circuit detecting for malfunctions in power voltage with hysteresis characteristics [2]


### 1.9 How to Troubleshoot the MB3761

This section explains how to troubleshoot the MB3761.

■ How to troubleshoot the MB3761

1. If there are output fluctuations

- You may encounter output fluctuations when the input change speed is low. For details, refer to the sub section 1.9.1, "If there are output fluctuations."

2. If hysteresis characteristics are not appropriate

- Depending on the setting of resistance values, the measurement of the lower detection voltage may be higher than the setting. For details, refer to the sub section 1.9.2, "If hysteresis characteristics are not appropriate."


### 1.9.1 If there are output fluctuations

You may encounter output fluctuations when the input change speed is low.

## ■ If there are output fluctuations

## [Probable causes]

1. Because of the offset between the output OUT-B and HYS-B in comparator $B$ (Comp. B), OUT-B may change to the H level before HYS-B changes to the L level at the falling edge of the input IN-B.If this occurs, the OUT-B output will become unstable because of noise to IN$B$ or the "2." reason below.By contrast, the circuit configuration of comparator A (Comp. A) will cause little output offset.
2. A switch between the outputs of Comp. B or Comp. A will cause a slight fluctuation in the internal reference voltage or comparator offset. The fluctuation in an extremely narrow voltage range in IN-B or IN-A is attributable to the common impedance inside the ICs.

## [Corrective action]

1. Such an unstable output will usually take place in a slight input voltage range. Therefore,this phenomenon is not seen if the input change speed is high (refer to Figure 1.9-1 ). At a low input change speed, it is recommended that you use Comp. A; refer to "1." in [Probable causes]. Even when you use Comp.A, however, you may encounter a similar phenomenon if the speed is extremely high.Careful experimentation and validation is necessary.
2. In case you use Comp.B with signals whose input change speed is low, it is recommended that you reverse OUT-B through an external transistor for hysteresis characteristics (refer to the Figure 1.9-2 ).

Figure 1.9-1 How to remove unstable output [1]


Figure 1.9-2 How to remove unstable output [2]

3. When you remove any unstable output resulting from "2." in [Probable causes] above, it is recommended that you insert a capacitor into the output in order to acquire sufficient time for hysteresis to work, and to eliminate the unstable output.

### 1.9.2 If hysteresis characteristics are not appropriate


#### Abstract

When you set the resistance values according to the Application Examples data sheets, the measurement of the lower detection voltage may be higher than the setting, depending on the setting of resistance values. - Related data sheet(s): Application Examples - Addition of Hysteresis (Page 6)


- If hysteresis characteristics are not appropriate
[Probable cause and corrective action]
See Figure 1.9-3, which shows the operating principle of comparator $A$ (Comp. A) in the Addition of Hysteresis data sheet. Depending on whether or not there is current I from pin 2, the value of $V_{2}$ voltage switches to produce hysteresis characteristics. The equation regarding $V_{I L}(A)$ shown in the particular data sheet neglects any voltage drop through $R_{1}$. In reality, however, there is a small current of approximately $80 \mu A$ and the $R_{1}$-based voltage drop cannot be neglected depending on the resistance value. There may be difference between the calculated and measured values. (When $V_{3}$ is greater than $V_{R}$, the internal transistor at pin (2) is turned on. The value of $V_{I L}(A)$ is calculated assuming that $V_{2}$ is nearly equal to $V_{C C}$. This assumption will cause an error because the two values are not exactly equal.)

Figure 1.9-3 Adding hysteresis characteristics to Comp. A


Tip:
When the values of detection are set as $\mathrm{V}_{I H}(\mathrm{~A})=36 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IL}}(\mathrm{A})=30 \mathrm{~V}$, resistance selection reveals differences in detection measurement, as shown in Figure 1.9-4 and Figure 1.9-5. The width of hysteresis is seen to become smaller as the resistance changes.

Figure 1.9-4 Result close to the setting

(R1=100k, R2=480k, R3=20k, RL=11k)
Figure 1.9-5 Result not close to the setting

( $\mathrm{R} 1=11 \mathrm{k}, \mathrm{R} 2=4.7 \mathrm{k}, \mathrm{R} 3=200 \mathrm{~W}, \mathrm{RL}=11 \mathrm{k}$ )

### 1.10 Q\&A Set Regarding the MB3761

This section provides a set of questions and answers regarding the MB3761.

Q\&A set regarding the MB3761

| Q\&A set regarding the MB3761 |  |  |  |
| :---: | :---: | :---: | :---: |
| Q1 | Even at a $V_{C C}$ value of 40 V , is the input voltage up to 6.5 V ? <br> What is the clamp voltage for the protective diode at pin 3 ? | A1 | Yes, the input voltage is up to 6.5 V . <br> The clamp voltage at pin 3 is approximately 6.5 V , as shown below. Remember that the input pins are not designed to withstand a large current. <br> [Measuring circuit] |


| Q\&A set regarding the MB3761 |  |  |  |
| :---: | :---: | :---: | :---: |
| Q2 | With the MB3771, if the power voltage is 0.8 V , the reset provides an $L$ output. Is this same with the MB3761? | A2 | The MB3761 provides 2.5 V as the power voltage that guarantees the L level. Capability data is illustrated below. <br> [Measuring circuit] |

CHAPTER 1 MB3761 Applications

## CHAPTER 2 MB3771 Applications

This chapter provides applications regarding the MB3771.

### 2.1 Equations for Calculating External Fine-tuning Types

2.2 Monitoring Arbitrary Power Voltage (for Vcc smaller than or equal to 18 V
Relationship )
2.3 Monitoring Arbitrary Power Voltage (for 5V constant voltage output)
2.4 Monitoring Power Voltages of 5 V and 12 V
2.5 Monitoring Power Voltage with Delayed Trigger
2.6 Monitoring Negative Power Supply
2.7 Generating Reference Voltage and Monitoring Voltage Drops [1]
2.8 Generating Reference Voltage and Monitoring Voltage Drops [2]
2.9 Detecting Low Voltage and Excess Voltage
2.10 Reset Output
2.11 Handling Unused Terminals
2.12 Q\&A Set Regarding the MB3771
2.13 Equivalent Circuits for MB3771 Input/output Unit

### 2.1 Equations for Calculating External Fine-tuning Types

## It is possible to externally adjust the VSA detection voltage.

## - Related data sheet(s): Application Examples-Power Supply Monitor with

 External Adjust (Page 7)
## Equations for calculating external fine-tuning types

Figure 2.1-1 Equivalent circuit for calculating external fine-tuning types


In Figure 2.1-1, $R_{A}$ is a combined resistance between the $97 k \Omega$ and external $R_{1}$ resistance; $R_{B}$ is a combined resistance between the $40 \mathrm{k} \Omega$ and external $\mathrm{R}_{2}$ resistance.

$$
\begin{array}{ll}
\mathrm{R}_{A}=\mathrm{R}_{1} \times 97 \mathrm{k} \Omega /\left(\mathrm{R}_{1}+97 \mathrm{k} \Omega\right) & {[\Omega]} \\
\mathrm{R}_{B}=\mathrm{R}_{2} \times 40 \mathrm{k} \Omega /\left(\mathrm{R}_{2}+40 \mathrm{k} \Omega\right) & {[\Omega]}
\end{array}
$$

The detection voltage may be calculated as follows.

| Detection voltage $\mathrm{V}_{\text {SAL }}=\frac{\mathrm{R}_{4}+\mathrm{RB}^{\mathrm{RB}} \times \mathrm{V}_{S B} \quad[\mathrm{~V}]}{\text { d }}$ |  | (At a falling value of Vcc ) |
| :---: | :---: | :---: |
|  | [V] | (At a rising value of Vcc ) |

The above calculation assumes that the threshold level of comparator $B$ is $V_{S B}$ equal to 1.230 V (typ.) and that the width of hysteresis is $\mathrm{Y}_{\mathrm{HSYB}}$ equal to 28 mV (typ.).

If you choose appropriate values of $R_{1}$ and $R_{2}$ so that they meet the $R_{1} \ll 97 k$ and $R_{2} \ll 40$ k relations, you get simpler equations for determining the detection voltage.


## Note:

The minimum of power voltage for the MB3771 is 3.5 V . Therefore, you must set a detection value higher than 3.5 V . The method of external adjustment using either $R_{1}$ or $R_{2}$ is not recommended because of poor accuracy in detection voltage.

- Details of calculating external fine-tuning types (calculating maximum value)

Table 2.1-1 Details of calculating external fine-tuning types (calculating maximum value)

| Parameter |  | Typ. | Numerical values for maximum calculation |
| :---: | :---: | :---: | :---: |
| Resistance | $\mathrm{R}_{1}$ | 9.1k | $9.191 \mathrm{k}(+1 \%)$ |
|  | $\mathrm{R}_{2}$ | 3.3k | $3.267 \mathrm{k}(-1 \%)$ |
|  | R' | 97k | 126.1k(30\%) |
|  | R" | 40k | 51.2k (28\%)--- Relative accuracy of at least 2\% |
| Combined resistance | $R_{A}=\frac{R 1 \times R^{\prime}}{R_{2}+R^{\prime}} \quad * 1$ | 8.3195 | $\frac{9.191 \times 126.1}{9.191+126.1}=8.5666$ |
|  | $\mathrm{R}_{\mathrm{B}}=\frac{\mathrm{R}_{2 \times \mathrm{R}} \mathrm{R}^{\prime}+\mathrm{R}^{\prime \prime}}{} \quad{ }^{*} 2$ | 3.0485 | $\frac{3.267 \times 51.2}{3.267+51.2}=3.0710$ |
|  | $\frac{R_{A}+R_{B}}{R_{B}} \quad * 3$ | 3.7290 | $\frac{8.5666 \times 3.0710}{3.0710}=3.7895$ |
| Reference voltage | $\mathrm{V}_{\text {SB }}$ (Reference) | 1.230 V | 1.248V(Standard value) |
|  | $\mathrm{V}_{\text {HYSB }}$ (Hysteresis) | 0.028 V | 0.042 V (Standard value) |
| Detection voltage *4 | $\mathrm{V}_{\text {SAL }}$ | 4.59 V | $3.7895 \times 1.248=4.729 \mathrm{~V}$ |
|  | $\mathrm{V}_{\text {SAH }}$ | 4.69V | $3.7895 \times(1.248 ? 0.042)=4.888 \mathrm{~V}$ |

*1: RA becomes the maximum when $\mathrm{R}_{1}$ and $\mathrm{R}^{\prime}$ are the maximum.
*2: Rв becomes the minimum when R2 and R" are minimum.
*3: $\frac{R_{A}+R_{B}}{R_{B}}$ becomes the maximum when $R_{A}$ is the maximum, and $R_{B}$ is minimum.
*4: If fluctuations in reference and hysteresis are not considered, the values of VsaL and VsAH may be calculated as follows.
VSAL=3.7895 $\times 1.23=4.66 \mathrm{~V}$
VSAH $=3.7895 \times(1.23+0.028)=4.77 \mathrm{~V}$

### 2.2 Monitoring Arbitrary Power Voltage (for $\mathrm{V}_{\mathrm{CC}}$ smaller than or equal to 18V Relationship)

# This section describes how to monitor the power voltage in the $\mathrm{V}_{\mathrm{CC}}$ smaller than or equal to 18 V range by means of the MB3771. As the boundary is $V_{C C}=4.45 \mathrm{~V}$, pin 7 is handled differently in the following method. 

## - Related data sheet(s): Application Examples-Arbitrary Voltage Supply Monitor Case ( $\mathrm{V}_{\mathrm{CC}}$ smaller than or equal to 18V) (Page 7)

## Monitoring arbitrary power voltage (for $\mathrm{V}_{\mathrm{CC}}$ smaller than or equal to 18 V relationship)

Figure 2.2-1 Equivalent circuit for monitoring arbitrary power voltage


Only when outputs from comparators $A$ and $B$ (Comp. A and Comp. B) are both at the $L$ level, the reset will provide an H output. When monitoring arbitrary power voltage under the $\mathrm{V}_{\mathrm{CC}}$ smaller than or equal to 18 V relationship, you should set the output of Comp. A so that it will always remain at the L level; Comp. $B$ is responsible for monitoring the voltage.
The value of $\mathrm{V}_{\mathrm{SAH}}$ is required to be 4.45 V (maximum) under the temperature conditions: $\mathrm{Ta}=-$ $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. At a $\mathrm{V}_{\mathrm{CC}}$ value of at least 4.45 V , Comp. A will always provide an output at the $L$ level, even if temperature fluctuations are taken into account (this means that at $V_{C C}$ smaller than or equal to 4.45 V , Comp. A will be ineffective). Therefore, pin 7 can be made open if the detection voltage is set at 4.45 V or a higher value.
In case the detection voltage is lower than 4.45 V , it is necessary to connect pin 7 to $\mathrm{V}_{\mathrm{CC}}$ so that only the output of Comp. B will be effective (The output of Comp. A may be nullified by setting pin 7 at a value higher than the $\mathrm{V}_{\mathrm{SA}}$ voltage).

The detection voltage may be calculated as follows.

| Detection voltage $=\frac{R_{1}+R_{2}}{R_{2}} \times \mathrm{VSB} \quad[\mathrm{V}]$ |
| :--- |
| VSB : At a falling value of $\mathrm{Vcc} \quad 1.23 \mathrm{~V}$ (Typ.) |
| At a rising value of $\mathrm{VCC} \quad 1.23 \mathrm{~V}$ (Typ.) +28 mV (Hysteresis equivalent) |

Note:
The minimum of power voltage for the MB3771 is 3.5 V . Therefore, you must set a detection value higher than 3.5 V .

### 2.3 Monitoring Arbitrary Power Voltage (for 5V constant voltage output)

## This section describes how to provide an output of 5 V constant voltage by means of the MB3771.

- Related data sheet(s): Application Examples - Arbitrary Voltage Supply Monitor Case ( $\mathrm{V}_{\mathrm{CC}}>18 \mathrm{~V}$ ) (Page 8)


## ■ Monitoring arbitrary power voltage (for 5 V constant voltage output)

Figure 2.3-1 Equivalent circuit for providing constant voltage output


In Figure 2.3-1 [A], comparator C (Comp. C) is used as an operational amplifier to produce a constant voltage output. Because of an open collector output, the transistor is given an $\mathrm{R}_{3}$ pullup. The output capacitor is used to reduce ripples.

See Figure 2.3-1 [B], which shows an equivalent circuit of $[A]$; it is a constant voltage power circuit (By equivalent, it means that pin 3 provides an output at the $L$ level when the voltage at pin 2 is higher than $\mathrm{V}_{\mathrm{SC}}$ ). The relationship between $\mathrm{V}_{2}$, the voltage at pin 2 and $\mathrm{V}_{3}$, the voltage at pin 3 , is as follows.

$$
\mathrm{V}_{3}=\mathrm{V}_{2} \times\left(1+\frac{\mathrm{R}_{4}}{\mathrm{R}_{5}}\right) \quad[\mathrm{V}]
$$

For example, when $R_{4}$ is $100 \mathrm{k} \Omega$ and $R 5$ is $100 \mathrm{k} \Omega, \mathrm{V}_{3}$ is nearly equal to 5 V . The value of $V_{3}$ is usually used as the power voltage for the MB3771.

■ How to determine R3 (when $V_{C C}=140 \mathrm{~V}$ )
In Figure 2.3-1 [A], the transistors output current $\mathrm{I}_{\text {OUTC }}$ is set at a maximum of 6 mA . It is necessary to determine a resistance value that will prevent the output current from exceeding the maximum value even at a maximum value of $\mathrm{V}_{\mathrm{CC}}$

$$
(140 \mathrm{~V}-5 \mathrm{~V}) / 6 \mathrm{~mA} \fallingdotseq 22.5 \quad[\mathrm{k} \Omega]
$$

## CHAPTER 2 MB3771 Applications

Therefore, the value of $R_{3}$ should be set to at least $22.5 \mathrm{k} \Omega$.
Because the maximum of resistance depends on the output current, you should consider load conditions when attempting to set an optimum value.

When $R_{3}$ is $110 k \Omega$, for example, the value of a current flowing through $R_{3}$ is as follows.

$$
(140 \mathrm{~V}-5 \mathrm{~V}) / 110 \mathrm{k} \Omega \fallingdotseq 1.2[\mathrm{~mA}]
$$

To obtain constant voltage on a stable basis, it is also necessary to set the current flowing out at pin 3 to a value not higher than 0.2 mA by considering the values of $\mathrm{I}_{\mathrm{OUTC}}$ and $\mathrm{I}_{\mathrm{CC}}$.

### 2.4 Monitoring Power Voltages of 5V and 12V

This section describes how to monitor the power voltages of 5 V and 12 V by means of the MB3771.

## - Related data sheet(s): Block Diagram (Page 3); Application Examples - 5V and 12V Power Supply Monitor (Page 9)

## ■ Monitoring 12 V power voltage

Figure 2.4-1 Equivalent circuit for monitoring 12 V power voltage (when voltage at pin $\mathbf{2}$ is higher than 1.245 V )


Figure 2.4-2 Equivalent circuit for monitoring 12V power voltage (when voltage at pin $\mathbf{2}$ is lower than 1.245V)


When the voltage at pin 2 is higher than 1.245 V , the output of Comp. C in the Diagram data sheet changes to the H level. Because the internal transistor at pin 3 is turned on, the output at pin 3 changes to the $L$ level. In this case, the external transistor shown in the Application Examples data sheet is turned off and an equivalent circuit shown in Figure 2.4-1 is applicable.
The detection voltage may be expressed by the following equation.

$$
\mathrm{V}_{\mathrm{scL}}=\frac{\mathrm{R}_{1}+\mathrm{R}_{2}+\mathrm{R}_{3}}{\mathrm{R}_{2}+\mathrm{R}_{3}} \times \mathrm{V}_{\mathrm{sc}}
$$

When the voltage at pin 2 is lower than 1.245 V , the output of Comp. C in the Diagram data sheet changes to the $L$ level. Because the internal transistor at pin 3 is turned off, the output at pin 3 changes to the H level. In this case, the external transistor shown in the Application Examples data sheet is turned on and an equivalent circuit shown in Figure 2.4-2 is applicable.
The detection voltage may be expressed by the following equation.

CHAPTER 2 MB3771 Applications

$$
V_{s c H}=\frac{R_{1}+R_{2}+R_{3} / / R_{4}}{R_{2}+R_{3} / / R_{4}} \times V_{s c}
$$

The hysteresis width $\mathrm{V}_{\text {HYSC }}$ may be expressed by the following equation.

$$
\begin{aligned}
V_{\text {HYSC }} & =V_{\text {sch }}-V_{\text {scL }} \\
& =\frac{R_{4}\left(R_{3}-R_{3} / / R_{4}\right)}{\left(R_{1}+R_{2}\right)\left(R_{2}+R_{3} / / R_{4}\right)} \times V_{s c}
\end{aligned}
$$

## Monitoring 5V power voltage

Comp. A is responsible for monitoring the 5 V power voltage.
Figure 2.4-3 Equivalent circuit for monitoring 5 V power voltage


### 2.5 Monitoring Power Voltage with Delayed Trigger

This section describes how to monitor the power voltage with a delayed trigger by means of the MB3771.

## - Related data sheet(s): Application Examples - Power Supply Monitor with Delayed Trigger (Page 10)

## ■ Monitoring power voltage with delayed trigger

Figure 2.5-1 Equivalent circuit for monitoring power voltage with delayed trigger


Figure 2.5-2 Change in voltage level at pin 7


When the value of $\mathrm{V}_{\mathrm{CC}}$ changes from 5 V to 4 V , a part of the charge stored in capacitor C is discharged to GND through the $40 \mathrm{k} \Omega$ resistor (refer to Figure 2.5-1 ).
The voltage level at pin 7 changes as shown in Figure 2.5-2. The detection time $T_{P I}$ may be determined by equation (b).

It is possible to calculate the comparators input voltage $\mathrm{V}_{\mathrm{C}}$ from equation (a).

$$
V_{c}=\left(\frac{40 \mathrm{k}}{100 \mathrm{k}+40 \mathrm{k}} \times 5 \mathrm{~V}-\frac{40 \mathrm{k}}{100 \mathrm{k}+40 \mathrm{k}} \times 4 \mathrm{~V}\right) \times \mathrm{e}^{-\mathrm{tpl} / 40 \mathrm{k} . \mathrm{Cl}}+\frac{40 \mathrm{k}}{100 \mathrm{k}+40 \mathrm{k}} \times 4 \mathrm{~V} \quad---(\mathrm{a})
$$

Using equation (a), TPI may be expressed as follows.

$$
\mathrm{T} \mathrm{P}_{\mathrm{P}}[\mu \mathrm{~s}] \fallingdotseq 4 \times 10^{-2} \times \mathrm{C}_{1} \quad---(\mathrm{b})
$$

[Example]
When $\mathrm{C}_{1}$ is $1000 \mathrm{pF}, \mathrm{T}_{\mathrm{PI}}$ is equal to $40 \mu \mathrm{~s}$.

## CHAPTER 2 MB3771 Applications

## Tip:

Measurements of detection time $\mathrm{T}_{\mathrm{PI}}$ are plotted below. It should be noted that these are for reference only; they are not guaranteed values.
(Potentially, the diffused resistor has a fluctuation of plus or minus $20 \%$ and the reference voltage has a fluctuation of plus or minus $5 \%$; therefore, it is necessary to allow $\mathrm{T}_{\mathrm{PI}}$ a fluctuation of plus or minus $30 \%$ in addition to the $\mathrm{C}_{1}$ fluctuation).

Figure 2.5-3 Measurements of detection time TPI (reference only)


### 2.6 Monitoring Negative Power Supply

This section describes how to monitor the negative power supply by means of the MB3771.

## - Related data sheet(s): Application Examples - 5V and Arbitrary Negative Voltage Monitor (Page 10)

## ■ Monitoring negative power supply

Figure 2.6-1 Equivalent circuit for monitoring negative power supply [1]


Figure 2.6-2 Equivalent circuit for monitoring negative power supply [2]


In Figure 2.6-1 [A], Comp. C is used as an operational amplifier. Because of an open collector output, the transistor is given an $R_{5}$ pull-up. The output capacitor is used to reduce ripples.

See Figure 2.6-1 [B], which shows an equivalent circuit of [A]; it is a reverse amplifier circuit. Using $\mathrm{V}_{\mathrm{SC}}$ as the threshold voltage of Comp. C and $\mathrm{V}_{\mathrm{SL}}$ as the detection value for the negative power supply $\mathrm{V}_{\mathrm{EE}}$, the output $\mathrm{V}_{\mathrm{O}}$ (voltage at pin 3) of Comp. C may be expressed by the following equation.

$$
V_{o}=V_{s c}-\frac{\left(V_{s L}-V_{s c}\right)}{R_{4}} \cdot R_{3}[V] \quad--(a)
$$

## CHAPTER 2 MB3771 Applications

As shown in Figure 2.6-2, $R_{1}$ and $R_{2}$ are used to divide the $V_{O}$ voltage and the resulting values are detected by Comp. B. Using $\mathrm{V}_{\mathrm{SB}}$ as the threshold voltage of Comp. $\mathrm{B}, \mathrm{V}_{\mathrm{O}}$ may be expressed as follows.

$$
V_{o}=\frac{R_{1}+R_{2}}{R_{2}} \cdot V_{s B}[V] \quad--(b)
$$

Lets assume that $R_{1}=R_{2}=R_{3}$ and that $V_{S B}$ is nearly equal to $V_{S C}$. From equations (a) and (b), $V_{S L}$ may be expressed as follows.

$$
\begin{aligned}
& \hline \mathrm{V}_{\mathrm{SL}}=\mathrm{V}_{\mathrm{SB}}\left(1-\mathrm{R}_{4} / \mathrm{R}_{3}\right) \\
& \hline \mathrm{V}] \\
& \hline \mathrm{VSB}: \text { At a falling value of } \mathrm{VCC} \\
& \text { At a rising value of } \mathrm{VCC} \\
& 1.23 \mathrm{~V} \\
& \hline
\end{aligned}
$$

## [Example]

Lets use the following conditions: $R_{1}=R_{2}=R_{3}=20 \mathrm{k} \Omega ; \mathrm{R}_{4}=183 \mathrm{k} \Omega$; and $\mathrm{V}_{\mathrm{SB}}=1.23 \mathrm{~V}$. In this case, the detection voltage $V_{S L}$ is equal to -10 V .

### 2.7 Generating Reference Voltage and Monitoring Voltage Drops [1]

This section describes how to generate reference voltage and monitor voltage drops by means of the MB3771.

## - Related data sheet(s): Application Examples - Reference Voltage Generation and Voltage Sagging Detection - 9V Reference Voltage Generation and 5V/9V Monitoring (Page 11) Application Examples - Reference Voltage Generation and Voltage Sagging Detection - 5V Reference Voltage Generation and 5V Monitoring (Page 12)

## ■ Generating 9V and monitoring 5V/9V

Figure 2.7-1 Equivalent circuit for reference voltage generation and voltage drop detection [1] (generating 9 V and monitoring 5V/9V)


Figure 2.7-2 Equivalent circuit for reference voltage generation and voltage drop detection [2]
(generating 9 V and monitoring $5 \mathrm{~V} / 9 \mathrm{~V}$ )


In Figure 2.7-1 [A], Comp. C is used as an operational amplifier to produce an constant voltage output. Because of an open collector output, the transistor $\left(Q_{1}\right)$ at pin 3 is given an $R_{5}$ pull-up. The external capacitor at pin 3 is used to reduce ripples.
$l_{\text {OUTC }}$ is specified up to 6 mA . Therefore, $\mathrm{R}_{5}$ should be set to higher than $25 \mathrm{k} \Omega$ resistor under $15 \mathrm{~V} / 6 \mathrm{~mA}$ condition.

## CHAPTER 2 MB3771 Applications

See Figure 2.7-1 [B], which shows a simpler equivalent circuit of [A]; it is a low voltage power circuit. Using $V_{1}$ as the voltage at pin 2 and $V_{2}$ as the output voltage, the following equation applies.

$$
\mathrm{V}_{2}=\mathrm{V}_{1} \times\left(1+\mathrm{R}_{3} / \mathrm{R}_{4}\right)
$$

## [Example]

Lets use the following conditions: $\mathrm{R}_{3}=7.5 \mathrm{~kW} ; \mathrm{R}_{4}=1.2 \mathrm{k} \Omega$; and $\mathrm{V}_{\mathrm{SC}}=1.245 \mathrm{~V}$. Because $\mathrm{V}_{2}$ is nearly equal to 9 V , the value of $\mathrm{V}_{2}$ gives a 9 V output.

See Figure 2.7-1, in which Comp. $B$ is used to detect divided voltage of the $V_{2}$ output from the constant voltage power circuit shown in Figure 2.7-1 [B]. The detection voltage $\mathrm{V}_{2 S L}$ for $V_{2}$ may be expressed as follows.

$$
V_{2 S L}=\left(R_{1}+R_{2}\right) \times V_{S B} / R_{2}[V]
$$

## [Example]

When $R_{1}=300 \mathrm{k} \Omega$ and $R_{2}=60 \mathrm{k} \Omega, \mathrm{V}_{2 S L}$ is nearly equal to 7.2 V .

## Regarding the output current

The voltage at pin 3 is equal to the sum of the $\mathrm{V}_{2}$ voltage and the $\mathrm{V}_{\mathrm{BE}}$ voltage at $\mathrm{Q}_{2}$ : that is, $9 \mathrm{~V}+0.7 \mathrm{~V}$ (assumed value). Therefore, it is nearly equal to 9.7 V . As a result, the voltage drop by R5 is as follows.
$15 \mathrm{~V}-9.7 \mathrm{~V}=5.3$ [V]
The current flowing through $R_{5}(=3 \mathrm{k} \Omega)$ is equal to 1.7 mA by calculating $5.3 \mathrm{~V} / 3 \mathrm{k} \Omega$. Therefore, the current available from $\mathrm{V}_{2}$ may be calculated as follows.

Output current from $V_{2} \fallingdotseq$ Base current $I_{B}$ at $Q_{2} \times Q_{2 h F E}-V_{2} /\left(R_{3}+R_{4}\right)-V_{2} /\left(R_{1}+R_{2}\right)$
Assuming that the value of hFE at Q2 is nearly equal to 100 , the output current from $\mathrm{V}_{2}$ may be calculated as follows.

$$
\begin{aligned}
\text { Output current from } \mathrm{V}_{2} & \fallingdotseq 1.76 \mathrm{~mA} \times 100-9 \mathrm{~V} /(8.7 \mathrm{k} \Omega)-9 \mathrm{~V} /(62.3 \mathrm{k} \Omega) \\
& \fallingdotseq 175[\mathrm{~mA}]
\end{aligned}
$$

## Note:

For the sake of stable supply, the output current from $V_{2}$ should be up to 50 mA by considering fluctuations of the external transistor $Q_{2}$.

## ■ Generating 5 V and monitoring 5 V (No. 1)

If you give the $R_{3}=3.6 \mathrm{k} \Omega$ and $R_{4}=3.6 \mathrm{k} \Omega$ relationships to the explanation under the item, Generating 9 V and monitoring $5 \mathrm{~V} / 9 \mathrm{~V}$ ", you find that $\mathrm{V}_{2}$ is a 5 V output.

## Note:

For the sake of stable supply, the output current from $\mathrm{V}_{2}$ should be up to 50 mA by considering fluctuations of the external transistor $Q_{2}$

### 2.8 Generating Reference Voltage and Monitoring Voltage Drops [2]

This section describes how to generate reference voltage and monitor voltage drops by means of the MB3771.

## - Related data sheet(s): Application Examples - Reference Voltage Generation and Voltage Sagging Detection 5V Reference Voltage Generation and 5V Monitoring (No. 2) (Page 11) Application Examples - Reference Voltage Generation and Voltage Sagging Detection-1.245V Reference Voltage Generation and 5V Monitoring (Page 12)

## ■ Generating 5V and monitoring 5V (No. 2)

Figure 2.8-1 Equivalent circuit for reference voltage generation and voltage drop detection [1]
(generating 5 V and monitoring 5 V )


Figure 2.8-2 Equivalent circuit for reference voltage generation and voltage drop detection [2] (generating 1.245 V and monitoring 5 V )


In Figure 2.8-1, Comp. C is used as an operational amplifier to produce the constant voltage output. Because of the open collector output, the transistor $\left(Q_{1}\right)$ at pin 3 is given an $R_{1}$ pull-up. The output capacitor is used to reduce ripples.

Using $\mathrm{V}_{2}$ as the voltage at pin 2 and Vo as the output voltage, the following equation applies.

$$
V_{0}=V_{2} \times\left(1+R_{2} / R_{3}\right) \quad[V]
$$

Let's use the following conditions: $\mathrm{R}_{2}=100 \mathrm{k} \Omega ; \mathrm{R}_{3}=33 \mathrm{k} \Omega$; and $\mathrm{V}_{\mathrm{SC}}=1.245 \mathrm{~V}$. Because $\mathrm{V}_{\mathrm{SC}}$ is nearly equal to $V_{2}$, the value of $V_{2}$ is nearly equal to 5 V .

## [Example]

The value of $\mathrm{I}_{\text {OUTC }}$ is up to 6 mA according to the standard. When $\mathrm{V}_{\mathrm{CC}}=40 \mathrm{~V}$, the value of $\mathrm{R}_{1}$ is as follows.

$$
\mathrm{R}_{1} \geqq(40 \mathrm{~V}-5 \mathrm{~V}) / 6 \mathrm{~mA} \fallingdotseq 5.8 \quad[\mathrm{k} \Omega]
$$

Taking the margin into consideration, use $\mathrm{R}_{1}=11 \mathrm{~K} \Omega$, the output current I is as follows.

$$
\mathrm{I}=(40 \mathrm{~V}-5 \mathrm{~V}) / 6 \mathrm{k} \Omega \fallingdotseq 3.2 \quad[\mathrm{~mA}]
$$

For the sake of stable supply, the output current should meet the I $<1.6 \mathrm{~mA}$ relationship.

## ■ Generating 1.245V and monitoring 5V

See Figure 2.8-2, which shows a voltage follower circuit. In this case, output Vo is equal to $\mathrm{V}_{\mathrm{SC}}$.

## [Example]

The value of $\mathrm{I}_{\text {OUTC }}$ is up to 6 mA according to the standard. When $\mathrm{V}_{C C}=5 \mathrm{~V}$, the value of $R_{1}$ is as follows.

$$
\mathrm{R}_{1} \geqq(5 \mathrm{~V}-1.245 \mathrm{~V}) / 6 \mathrm{~mA} \fallingdotseq 0.6 \quad[\mathrm{k} \Omega]
$$

## Note:

See the data sheet: Application Examples - Reference Voltage Generation and Voltage Sagging Detection - 1.245V Reference Voltage Generation and 5V Monitoring. The $0.47 \mu \mathrm{~F}$ capacitor at pin 3 in the data sheet is intended to reduce ripples. Depending on the system, you should modify the capacitance.

### 2.9 Detecting Low Voltage and Excess Voltage

This section describes how to detect any low voltage or excess voltage by means of the MB3771.

## - Related data sheet(s): Application Examples - Detecting Low Voltage and Excess Voltage ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ ) (Page 12)

## ■ Detecting Low Voltage and Excess Voltage

Figure 2.9-1 Equivalent circuit for detecting low voltage and excess voltage

$R_{1}$ and $R_{2}$ are used to determine the value of $V_{S L} . R_{3}$ and $R_{4}$ are used to determine the value of $\mathrm{V}_{\mathrm{SH}}$.

Comp. C has no hysteresis characteristics so that no hysteresis is given to $\mathrm{V}_{\mathrm{SH}}$.
When outputs from Comp. A and Comp. B are both at the $L$ level, the reset will provide an $H$ output. This assumes the $\mathrm{V}_{\mathrm{SL}}<\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{SH}}$ relationship.
When $V_{C C}$ exceeds the value of $V_{S H}$, Comp. C turns on the transistor at pin 3, reduces the voltage at pin 7 to a value close to GND, reverses the output of Comp. A, and changes the reset to the $L$ level. If $V_{C C}$ is not higher than the value $V_{S H}$, the transistor at pin 3 is off, so that pin 7 is essentially open. At a rising value of $\mathrm{V}_{\mathrm{CC}}$, therefore, you should take care when making the value of $\mathrm{V}_{\mathrm{SL}}$ lower than $\mathrm{V}_{\mathrm{CC}}(4.2 \mathrm{~V}$ typically), which is detected by the $100 \mathrm{k} \Omega$ and $40 \mathrm{k} \Omega$ resistors.

### 2.10 Reset Output

## This section describes how to determine the timing for rest output, as well as related fluctuations.

## ■ Reset output

Figure 2.10-1 Equivalent circuit for internal reset


The width ( $T_{P O}$ ) of the $\overline{\text { RESET }}$ output pulse may be determined as follows.

$$
\mathrm{T}_{\mathrm{PO}}=\mathrm{C}_{\mathrm{T}} \times \mathrm{V}_{1} / \mathrm{I}_{\mathrm{CT}}
$$

You can get the following equation if you use typical values: that is, the threshold value $\left(V_{1}\right)$ is nearly equal to 1.24 V and the charging current $\left(\mathrm{I}_{\mathrm{CT}}\right)$ at $\mathrm{C}_{\mathrm{T}}$ is nearly equal to $1.2 \mu \mathrm{~A}$.

$$
\mathrm{TPO}[\mathrm{~ms}] \fallingdotseq 100 \times \mathrm{CT} \quad[\mu \mathrm{~F}]
$$

Assuming that the value of $C_{T}$ is constant, it is possible to determine the fluctuations of $T_{P O}$ from the charging/discharging current $\mathrm{I}_{\mathrm{CT}}$ and threshold voltage $\mathrm{V}_{1}$. Fluctuations in charging/ discharging current are dependent mainly on fluctuations in the diffused resistance $R$ inside the IC and fluctuations in reference voltage, as well as errors in the hfe value of the transistors comprising the current mirror.
Meanwhile, fluctuations in threshold voltage are dependent mainly on fluctuations in resistance and reference voltage. Generally speaking, fluctuations in TC resistance are plus or minus $20 \%$ (or $30 \%$ ) when $\mathrm{Ta}=25^{\circ} \mathrm{C}$; they are plus or minus $40 \%$ when Ta is between minus $40^{\circ} \mathrm{C}$ and plus $85^{\circ} \mathrm{C}$. The relative error of the transistor's hfe is approximately plus or minus $10 \%$. For the MB3771, fluctuations in reference voltage are plus or minus $1.6 \%$ when $\mathrm{Ta}=25^{\circ} \mathrm{C}$; they are approximately plus or minus $3.2 \%$ when Ta is between minus $40^{\circ} \mathrm{C}$ and plus $85^{\circ} \mathrm{C}$.

Assuming that the value of $C_{T}$ is constant, the values of $T_{P O}$ may be determined as follows.

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{PO}}(\min .)[\mathrm{ms}] \fallingdotseq(100 \times 0.5) \times \mathrm{C}_{\mathrm{T}}[\mu \mathrm{~F}] \\
& \mathrm{T}_{\mathrm{PO}}(\max .)[\mathrm{ms}] \fallingdotseq(100 \times 1.5) \times \mathrm{C}_{\mathrm{T}}[\mu \mathrm{~F}]
\end{aligned}
$$

### 2.10 Reset Output

If the value of $C_{T}$ has a fluctuation of plus or minus $20 \%$, the values of $T_{P O}$ are as follows.

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{PO}}(\mathrm{~min} .)[\mathrm{ms}] \fallingdotseq(100 \times 0.5) \times\left(\mathrm{C}_{\mathrm{T}} \times 0.8\right)[\mu \mathrm{F}] \\
& \mathrm{T}_{\mathrm{PO}}(\mathrm{max} .)[\mathrm{ms}] \fallingdotseq(100 \times 1.5) \times\left(\mathrm{C}_{\mathrm{T}} \times 1.2\right)[\mu \mathrm{F}]
\end{aligned}
$$

## Note:

If the value of $\mathrm{C}_{\mathrm{T}}$ is decreased to reduce the time setting, it will be impossible to neglect the delay time (approximately $2 \mu \mathrm{~s}$ ) occurring inside the IC. You should choose an appropriate $C_{T}$ value that will involve no influence on delay time.

### 2.11 Handling Unused Terminals

How to handle unused terminals in the MB3771 is summarized in Table 2.11-1 .

Handling unused terminals

Table 2.11-1 Handling unused terminals in the MB3771

| Terminal name | Description |
| :--- | :---: |
| $\mathrm{C}_{\mathrm{T}}$ terminal | OPEN |
| $\mathrm{V}_{\mathrm{SC}}$ terminal | GND |
| OUT $_{\mathrm{C}}$ terminal | OPEN |
| $\mathrm{V}_{\mathrm{SA}} / \overline{R E S I N}$ terminal | $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{SA}}$ terminal | OPEN |
| $\overline{R E S E T}$ terminal | OPEN |

### 2.12 Q\&A Set Regarding the MB3771

## This section provides a set of questions and answers regarding the MB3771.

## ■ Q\&A set regarding the MB3771

| Q\&A set regarding the MB3771 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q1 | Without $V_{C C}$ input, voltage is sometimes found to be applied to the $\mathrm{V}_{\mathrm{SB}}$ or $\mathrm{V}_{\mathrm{SC}}$ terminal. Does this cause the IC to malfunction? | A1 | The $V_{S B}$ and $V_{S C}$ terminals have nothing to with the power voltage. The maximum rating is between minus 0.3 V and plus 20 V . Applying voltage of up to 20 V will not cause a malfunction or destroy the IC. In the case of $\mathrm{V}_{\mathrm{SA}}$, however, applying a voltage higher than the value of $\mathrm{V}_{\mathrm{CC}}$ plus 0.3 V or a voltage of 20 V or more would eventually destroy the unit. |  |  |  |  |
| Q2 | Without $\mathrm{V}_{\mathrm{CC}}$ input, voltage is sometimes found to be applied to the $\mathrm{OUT}_{\mathrm{C}}$ terminal. Does this cause the IC to malfunction? | A2 | The withstand voltage is up to 18 V , although there is no specific standard. |  |  |  |  |
| Q3 | The maximum value of $\mathrm{I}_{\text {RESET }}$ is 20 mA according to the standard, but any surge current will temporarily cause a current of 20 mA or more. Does this cause the IC to malfunction? | A3 | The potential capability is approximately twice the recommended operating conditions. No momentary short-circuit will cause any destruction or similar problem. <br> There is no standard or guarantee regarding the current value and time constant. |  |  |  |  |
| Q4 | I have no information concerning the definition of an output sink current. I am wondering why the electrical characteristics include 20 mA (min.) and 40 mA (typ.), although $\mathrm{I}_{\text {RESET }}$ is specified as 20 mA (max.) in the recommended operating conditions. The same is true of loutc. Why is it 15 mA (typ.) in the electrical characteristics against 6 mA (max.) under the recommended operating conditions? | A4 | The electrical characteristics for $I_{\text {RESET }}$ state as follows: "When the RESET terminal encounters a short of a 1 V power supply, the value of a resulting current is typically 40 mA ." By contrast, the recommended operating conditions allow a current of up to 20 mA on a constant basis. If the maximum value is exceeded, problems in reliability and/or other characteristics will result. <br> The same is applicable to TOUTC. |  |  |  |  |
| Q5 | Input current $I_{\text {ILB }}$ is probably a current that begins to flow out at the IC when OV is applied to the $\mathrm{V}_{\mathrm{SB}}$ terminal. If so, why does the standard specify an inflow of 20nA (typ.)? Likewise, why does the standard specify an inflow of 50nA (typ.) regarding $\mathrm{I}_{\mathrm{ILC}}$ ? | A5 | The table below is the standard for flowing out. You should consider as follows. |  |  |  |  |
| Q6 | What is the output delay time for $V_{S A}$ ? | A6 | AS with $V_{S B}$, the delay time is $2 \mu \mathrm{~s}$ (typ.) and $10 \mu \mathrm{~s}$ (max.). |  |  |  |  |


| Q\&A set regarding the MB3771 |  |  |  |
| :---: | :---: | :---: | :---: |
| Q7 | When $\mathrm{V}_{\mathrm{CC}}$ falls below 0.8 V , what is the output? And how does the IC work internally? | A7 | At a $V_{C C}$ value of 3.5 V or less, what is guaranteed is only the $L$ output for the reset. Nobody knows how the IC operates internally. The L output for the reset guarantees a $\mathrm{V}_{\mathrm{CC}}$ value of up to 1.2 V . At a $V_{C C}$ value of 1.2 V or less, the RESET terminal is state of high impedance, and the output voltage becomes undefined. However, the voltage at the RESET terminal is nearly equal to $V_{C C}$ in the experiment on the undermentioned circuit chart when $\mathrm{V}_{\mathrm{CC}}=0.8 \mathrm{~V}$ (typ.); the conditions are shown below. Also refer to the data sheet: Standard Characteristic Curves - Output ( $\overline{\mathrm{RESET}}$ ) Voltage vs. Power Voltage. <br> $\mathrm{V}_{\mathrm{CCL}}$ : It is the value of $\mathrm{V}_{\mathrm{CC}}$ available when the * portion in the diagram has reached 0.4 V . |
| Q8 | At a power voltage of 0 V , what is the status of the RESET terminal? | A8 | At a power voltage of 0 V , the $\overline{\mathrm{RESET}}$ terminal provides a voltage of 0 V , which is high impedance. Until the value of $\mathrm{V}_{\mathrm{CC}}$ goes up to approximately 0.8 V ( 1.2 mA maximum), the voltage at the RESET terminal also increases (because the internal transistor fails to be turned on if the value of $\mathrm{V}_{\mathrm{CC}}$ is too low). |
| Q9 | What is the standard about the L output level for the RESET terminal? | A9 | It is $\mathrm{V}_{\text {OLR }}$. Refer to the data sheet: Standard Characteristic Curves - Output (RESET) Voltage vs. Output Current ( $\mathrm{V}_{\mathrm{OLR}}{ }^{\left.-\mathrm{I}_{\text {RESET }}\right) \text {. }}$ |
| Q10 | How do you measure the output delay time (tPD)? What is its potential value? | A10 | You can measure the delay in reset output while turning on and off pin 6 by referring to the data sheet: Application Examples - Using Forced Reset. <br> The potential value ranges from minus 50 to $100 \%$ (from $1 \mu$ s to $4 \mu \mathrm{~s}$ ). |
| Q11 | What is the behavior of tPO in the data sheet: Application Examples Using Forced Reset? | A11 | The same time output of $t_{P O}$ is produced either when the power supply is turned on or when there is a forced reset (using $V_{S B}$ terminal). $\mathrm{T}_{\mathrm{PO}}[\mathrm{~ms}]=\mathrm{C}_{\mathrm{T}}[\mu \mathrm{~s}] \times 10^{2}$ |


| Q\&A set regarding the MB3771 |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Q12 | How is the reset output in the data <br> sheet: Application Examples - <br> Non-reverse Reset Output? | A12 | Pin 8 operates the same way as mentioned in the <br> data sheet's Basic Operation. Pin 3 provides a <br> reverse output against Pin 8. |  |  |  |  |  |


| Q\&A set regarding the MB3771 |  |  |  |
| :---: | :---: | :---: | :---: |
| Q16 | When used alone, ICs will work normally. When they are assembled into a system, however, the RESET terminal will remain at the $L$ level (or show an unstable operation). What are probable causes? And how can you remove them? | A16 | 1. Because the reset terminal on the system side has a low impedance, there may be an excess pull against the current. Also refer to the data sheet: Standard Characteristic Curves - Output (RESET) Voltage vs. Output Current ( $\mathrm{V}_{\mathrm{OLH}^{-}}$ $\mathrm{l}_{\mathrm{OH}}$.If this occurs, you can remove the problem by giving a resistor pull-up to the RESET terminal. The resistance is determined by the potential current of the reset output transistor. You should choose a resistance level that will prevent the maximum current from exceeding 20 mA . <br> 2. Additionally, there may have been a malfunction under the influence of power noise resulting from microcomputers or other components.In this case, you can reduce the noise-caused momentary voltage drop by either taking the delay trigger method or inserting a bypath capacitor (approximately $0.1 \mu \mathrm{~F}$ ) between the IC's power terminals. |
| Q17 | What will happen if you apply a voltage equal to or higher than $\mathrm{V}_{\mathrm{CC}}$ to $V_{S A}$ ? | A17 | At the $V_{S A}$ terminal, a resistor is used to divide the $\mathrm{V}_{\mathrm{CC}}$ voltage. In case the resistor receives any voltage equal to or higher than $\mathrm{V}_{\mathrm{CC}}$, the separated conjunction will degrade, resulting in a forward current flowing to $\mathrm{V}_{\mathrm{CC}}$. Remember that this will eventually cause an IC malfunction. |
|  |  |  |  |

### 2.13 Equivalent Circuits for MB3771 Input/output Unit

## The following are equivalent circuits for the MB3771 input/output unit.

■ Equivalent circuits for MB3771 input/output unit
<

Note: A circuit having current symbols is a constant current circuit of the current mirror type using PNP transistors, as shown below.


CHAPTER 2 MB3771 Applications

## CHAPTER 3 MB3773 Applications

This chapter provides applications regarding the MB3773.

### 3.1 Equations for Calculating External Fine-tuning Types

3.2 Monitoring Power Voltage with Delayed Trigger
3.3 Equations for Calculating Timing Setting and Related Fluctuations
3.4 Configuration of CK Input Circuit Unit
3.5 How the Watch-dog Timer Works
3.6 How to Stop Watch-dog Timer
3.7 Cautions Regarding Watch-dog Timer Stop Circuit [1]
3.8 Cautions Regarding Watch-dog Timer Stop Circuit [2]
3.9 Operations of Comparator and Latch
3.10 Power Drop in Resetting Watch-dog Timer
3.11 Handling Unused Terminals
3.12 Q\&A Set Regarding the MB3773
3.13 Equivalent Circuits for MB3773 Input/output Unit

### 3.1 Equations for Calculating External Fine-tuning Types

## It is possible to externally adjust the VSA detection voltage.

## - Related data sheet(s): Application Examples - Power Supply Monitor with External Adjustment (Page 10)

## Equations for calculating external fine-tuning types

Figure 3.1-1 Equivalent circuit for calculating external fine-tuning types


In Figure 3.1-1, $\mathrm{R}_{\mathrm{A}}$ is a combined resistance between the $97 \mathrm{k} \Omega$ and external $\mathrm{R}_{1}$ resistance; $\mathrm{R}_{\mathrm{B}}$ is a combined resistance between the $40 \mathrm{k} \Omega$ and external R2 resistance.

$$
\begin{array}{ll}
\mathrm{R}_{\mathrm{A}}=\mathrm{R}_{1} \times 97 \mathrm{k} \Omega /\left(\mathrm{R}_{1}+97 \mathrm{k} \Omega\right) & {[\Omega]} \\
\mathrm{R}_{\mathrm{B}}=\mathrm{R}_{2} \times 40 \mathrm{k} \Omega /\left(\mathrm{R}_{2}+40 \mathrm{k} \Omega\right) & {[\Omega]}
\end{array}
$$

The detection voltage may be calculated as follows.

(At a falling value of Vcc )

$$
\text { Detection voltage } \mathrm{V}_{S H}=\frac{\mathrm{R}_{A}+\mathrm{R}_{B}}{\mathrm{R}_{B}} \times\left(\mathrm{Vs}+\mathrm{V}_{\mathrm{HYS}}\right) \quad[\mathrm{V}]
$$

(At a rising value of Vcc )

The above calculation assumes that the threshold level of comparator $S$ is $\mathrm{V}_{\mathrm{S}}=1.23 \mathrm{~V}$ (typ.) and that the width of hysteresis is $\mathrm{V}_{\mathrm{HYS}}=28 \mathrm{mV}$ (typ.).

If you choose appropriate values of $R_{1}$ and $R_{2}$ so that they meet the $R_{1} \ll 97 k \Omega$ and $R_{2} \ll$ $40 \mathrm{k} \Omega$ relations, you get simpler equations for determining the detection voltage.

$$
\begin{array}{llll}
\text { Detection voltage } \mathrm{VsL} \fallingdotseq \frac{\mathrm{R}_{1}+\mathrm{R}_{2}}{\mathrm{R}_{2}} \times \mathrm{Vs} & {[\mathrm{~V}]} & \begin{array}{c}
\text { (At a falling } \\
\text { value of } \mathrm{Vcc})
\end{array} \\
\text { Detection voltage } \mathrm{VsH} \fallingdotseq \frac{\mathrm{R}_{1}+\mathrm{R}_{2}}{R_{2}} \times(\mathrm{Vs}+\mathrm{VHYS}) & {[\mathrm{V}]} & \begin{array}{c}
\text { (At a rising } \\
\text { value of } \mathrm{Vcc})
\end{array} \tag{V}
\end{array}
$$

## Note:

The minimum of power voltage for the MB3773 is 3.5 V . Therefore, the detection voltage you are setting must be higher than 3.5 V . The method of external adjustment using either $\mathrm{R}_{1}$ or $R_{2}$ is not recommended because of poor accuracy in detection voltage.

### 3.2 Monitoring Power Voltage with Delayed Trigger

This section describes how to monitor the power voltage with a delayed trigger by means of the MB3773.

- Related data sheet(s): Application Examples - Power Supply Monitor with Delayed Trigger (Page 16)

■ Monitoring power voltage with delayed trigger
Figure 3.2-1 Equivalent circuit for monitoring power voltage with delayed trigger


Figure 3.2-2 Change in voltage level at pin 7


When the value of $V_{C C}$ changes from 5 V to 4 V , part of the charge stored in capacitor C is discharged to GND through the $40 \mathrm{k} \Omega$ resistor (refer to Figure 3.2-1).
The voltage level at pin 7 changes as shown in Figure 3.2-2. The detection time $T_{P I}$ may be determined by the following equation.

$$
\mathrm{T}_{\mathrm{P},[ }[\mu \mathrm{s}] \fallingdotseq 5 \times 10^{-2} \times \mathrm{C}_{1}[\mathrm{pF}]
$$

[Example]
When $C_{1}=1000 \mathrm{pF}, T_{P I}$ is equal to $50 \mu \mathrm{~s}$.

## CHAPTER 3 MB3773 Applications

Tip:
Measurements of detection time $T_{P I}$ are plotted below. It should be noted that these are for reference only; they are not guaranteed values.

Figure 3.2-3 Measurements of detection time $\mathrm{T}_{\mathrm{PI}}$ (reference only)


### 3.3 Equations for Calculating Timing Setting and Related Fluctuations

This section describes how to determine the timing for power-rising reset hold time ( $\mathrm{T}_{\mathrm{PR}}$ ), watch-dog timer monitor time ( $\mathrm{T}_{\mathrm{WD}}$ ), and watch-dog timer reset time ( $\mathrm{T}_{\mathrm{WR}}$ ), as well as related fluctuations.

## - Equations for calculating timing setting and related fluctuations

Figure 3.3-1 Equivalent circuit for internal reset


The values of $T_{P R}, T_{W D}$, and $T_{W R}$ may be determined by the following equations.

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{PR}}=\mathrm{C}_{\mathrm{T}} \times \mathrm{V}_{1} / \mathrm{I}_{\text {cTu }} \\
& \mathrm{T}_{\mathrm{WD}}=\mathrm{C}_{\mathrm{T}} \times\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) / \mathrm{I} \text { CTD } \\
& \mathrm{T}_{\mathrm{WR}}=\mathrm{C}_{\mathrm{T}} \times\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) / \mathrm{I}_{\mathrm{CTUW}}
\end{aligned}
$$

If you use typical values shown in, you can get the following equations.

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{PR}}[\mathrm{~ms}] \fallingdotseq 1000 \times \mathrm{C}_{\mathrm{T}}[\mu \mathrm{~F}] \\
& \mathrm{T}_{\mathrm{WD}}[\mathrm{~ms}] \fallingdotseq 100 \times \mathrm{C}_{\mathrm{T}}[\mu \mathrm{~F}] \\
& \mathrm{T}_{\mathrm{WR}}[\mathrm{~ms}] \fallingdotseq 20 \times \mathrm{CT}_{\mathrm{T}}[\mu \mathrm{~F}]
\end{aligned}
$$

Table 3.3-1 Typical values

| Parameter | Typical value |
| :--- | :--- |
| Rising threshold voltage | $\mathrm{V}_{1}=1.4 \mathrm{~V}$ |
| Falling threshold voltage | $\mathrm{V}_{2}=0.4 \mathrm{~V}$ |
| Power-ON reset charging current | $\mathrm{I}_{\mathrm{CTU}}=1.2 \mu \mathrm{~A}$ |
| Watch-dog timer discharging current | $\mathrm{I}_{\mathrm{CTD}}=10 \mu \mathrm{~A}$ |
| Watch-dog timer charging current | $\mathrm{I}_{\mathrm{CTUW}}=50 \mu \mathrm{~A}$ |

## CHAPTER 3 MB3773 Applications

Assuming that the value of $C_{T}$ is constant, it is possible to determine the fluctuations of $T_{P R}$, $\mathrm{T}_{\mathrm{WD}}$, and $\mathrm{T}_{\mathrm{WD}}$ from the charging/discharging currents $\mathrm{I}_{\mathrm{CTU}}, \mathrm{I}_{\mathrm{CTD}}$, and $\mathrm{I}_{\mathrm{CTUW}}$ and the threshold voltage $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$. Fluctuations in charging/discharging current are primarily dependent on fluctuations in the diffused resistance $R$ inside the IC and fluctuations in reference voltage, as well as errors in the hfe value of the transistors comprising the current mirror.
Meanwhile, fluctuations in threshold voltage are dependent mainly on fluctuations in resistance and reference voltage.
Generally speaking, fluctuations in IC resistance are plus or minus $20 \%$ (or $30 \%$ ) when $\mathrm{Ta}=$ $25^{\circ} \mathrm{C}$; they are plus or minus $40 \%$ when Ta is between minus $40^{\circ} \mathrm{C}$ and plus $85^{\circ} \mathrm{C}$. The relative error of the transistor's hfe is approximately plus or minus $10 \%$. For the MB3773, fluctuations in reference voltage are plus or minus $1.5 \%$ when $\mathrm{Ta}=25^{\circ} \mathrm{C}$; they are approximately plus or minus $2.5 \%$ when Ta is between minus $40^{\circ} \mathrm{C}$ and plus $85^{\circ} \mathrm{C}$.
If the value of $C_{T}$ has a fluctuation of plus or minus $20 \%$, the values of $T_{P R}$ are as follows.

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{PR}}(\min .)[\mathrm{ms}] \fallingdotseq(1000 \times 0.5) \times(\mathrm{C}, \times 0.8)[\mu \mathrm{F}] \\
& \mathrm{T}_{\mathrm{PR}}(\mathrm{max} .)[\mathrm{ms}] \fallingdotseq(1000 \times 1.5) \times\left(\mathrm{C}_{\mathrm{T}} \times 1.2\right)[\mu \mathrm{F}]
\end{aligned}
$$

The values of $T_{W D}$ and $T_{W R}$ may be determined in the same way.

## Note:

If the value of $C_{T}$ is decreased to reduce the time setting, it will be impossible to neglect the delay time (approximately $2 \mu \mathrm{~s}$ ) occurring inside the IC. You should choose an appropriate $C_{T}$ value that will involve no influence on delay time.

### 3.4 Configuration of CK Input Circuit Unit

This section describes how the CK input circuit unit of the MB3773 is configured.

## - Configuration of CK input circuit unit

Figure 3.4-1 shows an equivalent circuit for detecting the falling edge in the CK signal input unit. The circuit is designed to detect the falling edge of the CK signal and transmit its pulse.

The standard value for the CK input pulse width $\mathrm{T}_{\mathrm{CKW}}$ is at least $3 \mu \mathrm{~s}$.
Figure 3.4-1 Equivalent circuit for detecting falling edge in CK signal input unit


Figure 3.4-2 Equivalent circuit for detecting falling edge in CK signal input unit (waveforms)


### 3.5 How the Watch-dog Timer Works

This section describes how the MB3773 watch-dog timer works.

## ■ How the watch-dog timer works

See Figure 3.5-1, which shows an equivalent circuit for the watch-dog timer.
Figure 3.5-1 Equivalent circuit for watch-dog timer


The watch-dog timer works in the following sequence.

1. When the clock input pulse changes its level from $H$ to $L$, the $Q$ output from the flipflop at point $c$ changes its level from $L$ to $H$. In turn, this turns on the upper switch and turns off the lower switch. A current, $\mathrm{I}_{\text {CTUW }}$, begins to flow, thus charging the $\mathrm{C}_{\mathrm{T}}$ element.
2. When the voltage ( $\mathrm{C}_{\mathrm{T}}$ voltage) at point e reaches 1.4 V , the level at point f changes to L . In turn, this turns on the lower switch and turns off the upper switch. A current, $\mathrm{I}_{\mathrm{CTD}}$, begins to flow, thus charging the $\mathrm{C}_{\mathrm{T}}$ element.
3. Suppose that there is no input of clock pulses for a specified period of time. If the $\mathrm{C}_{\mathrm{T}}$ element continues discharging until the voltage at point e lowers to 0.4 V , the level at point e changes to $L$, thus charging the $\mathrm{C}_{\mathrm{T}}$ element. At this point, Comp. C produces an H output at point $h$, so that the level at $\overline{\text { RESET }}$ changes to $L$.
4. When the charging current $\mathrm{I}_{\text {CTUW }}$ causes the voltage at point e to rise to 1.4 V or more, the level at point $h$ changes to $L$, thus canceling the reset.
A timing chart for the watch-dog timer is shown in Figure 3.5-2.

Figure 3.5-2 Timing chart for watch-dog timer


### 3.6 How to Stop Watch-dog Timer

## This section describes how to stop the MB3773 watch-dog timer.

- Related data sheet(s): Application Examples - How to Stop Watch-dog Timer (Pages 16-18)


## How to stop the watch-dog timer

Figure 3.6-1 How to stop watch-dog timer (using NPN trasistors)


See Figure 3.6-1. When the HALT output from the logic system changes its level to $H$, the watch-dog timer stops operating.
Let's suppose that the value of $\mathrm{V}_{\mathrm{REF}}$ at point a is nearly equal to 1.24 V and that the logic output at point $b$ is nearly equal to 5 V . When the voltage at point $b$ reaches 5 V , the transistor is turned on, causing a flow of charging current $\mathrm{I}_{\mathrm{C}}$.
In response to the charging current $\mathrm{I}_{\mathrm{C}}$, the $\mathrm{C}_{\mathrm{T}}$ level at point e increases (let's use the following assumption: the value of $\mathrm{I}_{\mathrm{C}}$ is by far higher than the value of $\mathrm{I}_{\text {CTD }}$, which is nearly equal to $10 \mu \mathrm{~A}$ ). As point e rises, point d also rises and continues rising until the $\mathrm{V}_{\mathrm{CE}}$ of the transistor becomes saturated.

Assuming that the value of $\mathrm{V}_{\mathrm{CE}}$ is nearly equal to 0.1 V , the voltage at point a is nearly equal to 1.24 V . The voltage at point d may be determined as follows.

$$
(\text { Voltage at point } d)=(\text { Voltage at point } a)-V_{C E}=1.4 V
$$

When this value is reached, the $I_{C}$ increase stops, eliminating the $R_{2}$-based voltage drop.
Under normal conditions, when there are no more clocks sent from the microcomputer, the voltage at point e reduces its level gradually and a reset output occurs when the e smaller than or equal to 0.4 V relationship is met. When HALT changes to the H level, the watch-dog timer stops operating because the voltage at point e is maintained at approximately 1.14 V .

### 3.7 Cautions Regarding Watch-dog Timer Stop Circuit [1]

## Different possible circuits for stopping the watch-dog timer are available as shown in the data sheet (Diagrams a through d). You can choose the one most appropriate to your system conditions.

- Related data sheet(s): Application Examples - How to Stop Watch-dog Timer (Pages 16-18)


## - Cautions regarding watch-dog timer stop circuit [1]

O Circuit examples: Diagrams $\mathbf{a}$ and $\mathbf{b}$ in the data sheet
When you use Diagram a or b, be sure to keep the watch-dog timer operating as long as the power-ON reset has been applied because of a power rise or momentary voltage drop.

Diagrams a and b provide sample circuits applicable only under the system requirement: "at the time of a power-ON reset, the HALT will produce no watch-dog timer stop signals." If the HALT provides an input of watch-dog timer stop signals at the time of a power-ON reset, the level at the CT terminal will be set to a value equal to or lower than $\mathrm{V}_{\text {REF }}(1.24 \mathrm{~V})$ before the level reaches the reset cancel voltage (1.4V). (For details, see section 1.8, "Cautions Regarding Watch-dog Timer Stop Circuit [2] ".)

## O Circuit examples: Diagrams $\mathbf{c}$ and $\mathbf{d}$ in the data sheet

Diagrams c and d provide sample circuits that contain two-input NAND elements to eliminate the need for the considerations of Diagrams a and b.

See Diagram c. At the time of a power-ON reset, even if the HALT provides an output of watchdog timer stop signals at the H level, the other terminal of the NAND element receives an input at the $L$ level until the power-ON reset is terminated. Therefore, the $\mathrm{C}_{\mathrm{T}}$ terminal will never be set at any level lower than the value of $\mathrm{V}_{\text {REF }}$. When using this circuit, you don't need to worry about the timing conditions for the power-ON reset and watch-dog timer.

### 3.8 Cautions Regarding Watch-dog Timer Stop Circuit [2]

## Different possible circuits for stopping the watch-dog timer are available as shown in the data sheet (Diagrams a through d). If you only want to monitor voltage by stopping the watch-dog timer, you can choose the most appropriate one. <br> - Related data sheet(s): Application Examples - How to Stop Watch-dog Timer (Pages 16-18)

## - Cautions regarding watch-dog timer stop circuit [2]

See Diagrams $a$ and $b$ as sample circuits in the data sheet. It appears that the Figure 3.81circuit will operate in the absence of transistors. In reality, however, it is impossible to normally detect the voltage without using switch control.

Figure 3.8-1 Sample circuit failing to detect voltage


O What takes place from the circuit Figure 3.8-1

1. When the $\mathrm{V}_{\mathrm{CC}}$ voltage is increased with the switch turned on, the $\overline{\text { RESET }}$ terminal will remain at the Level.
2. At a power voltage of 5 V , when the switch is turned on, the watch-dog timer stops. Under this condition, if the value of $\mathrm{V}_{\mathrm{CC}}$ lowers, the RESET terminal provides an output at the L level; however, the $\overline{\text { RESET }}$ terminal will remain at the $L$ level even if $V_{C C}$ recovers itself.

O Reasons for what takes place from the Figure 3.8-1 circuit
The above phenomena can be attributed to the following:

1. See the diagram of an actual circuit shown in Figure 3.8-2. The IC at pin 1 contains a resistor (r). When the internal transistor at pin 1 is turned on, the $C_{T}$ terminal provides a voltage value ( 0.8 V according to a sample), which is produced from the reference voltage (nearly equal to 1.24 V ) through the external resistor $\left(\mathrm{R}_{2}\right)$ and the internal resistor ( r ) at pin 1. Because pin 8 provides no output at the H level unless the voltage at point a reaches 1.4 V , the $L$ level will remain as long as the transistor is on.
2. See Figure 3.8-3, which shows the timing of internal operation available when the value of $\mathrm{V}_{\mathrm{CC}}$ is reduced with the switch turned on. Usually, the internal transistor at pin 1 is turned on when $\mathrm{V}_{\mathrm{CC}}$ is not higher than $\mathrm{V}_{\mathrm{SL}}$; it is turned off when $\mathrm{V}_{\mathrm{CC}}$ is not lower than $\mathrm{V}_{\mathrm{SH}}$. However,
the flipflop will provide no reset input unless the voltage at pin 1 (voltage at the $\mathrm{C}_{\mathrm{T}}$ terminal) is equal to or lower than 0.25 V . Therefore, the internal transistor at pin 1 will remain on even after $\mathrm{V}_{\mathrm{CC}}$ reaches $\mathrm{V}_{\mathrm{SH}}$. (For details of the timing applicable when $\mathrm{V}_{\mathrm{CC}}$ is reduced with the switch turned on, see section 1.9 , "Operations of Comparator and Latch".)
3. From "1." and "2." above, switch control is necessary when you use the Figure 3.8-1 circuit. Be sure that the transistor is turned off when $\mathrm{V}_{\mathrm{CC}}$ is not higher than $\mathrm{V}_{\mathrm{SL}}$; it is turned on when $\mathrm{V}_{\mathrm{CC}}$ is not lower than $\mathrm{V}_{\mathrm{SH}}$.

Figure 3.8-2 Actual circuit


## CHAPTER 3 MB3773 Applications

Figure 3.8-3 What takes place internally when $\mathrm{V}_{\mathrm{CC}}$ is reduced with switch on


### 3.9 Operations of Comparator and Latch

This section describes the operations of the comparator (Comp.) and latch.

## - Operations of comparator and latch

Figure 3.9-1 shows the operations timing of the comparator and latch. (For the circuit chart, see Figure 3.8-2.

Figure 3.9-1 Operations timing of comparator and latch


1. As the power voltage drop, $\mathrm{C}_{\mathrm{T}}$ begins discharging.
2. The latch is reversed when the $C_{T}$ voltage becomes lower than the $\mathrm{V}_{\mathrm{TH}}$ (nearly equal to 0.25 V ) of the internal comparator.
3. As a result of "2.", $\mathrm{C}_{\mathrm{T}}$ is switched to charging (in the case of a momentary voltage drop as shown in Figure 3.9-1).
4. Comp. R and the latch operate the following way. Even in situations where $\mathrm{V}_{\mathrm{CC}}$ recovers itself before $C_{T}$ completes full discharging, the discharge process will continue until the $C_{T}$ level reaches $\mathrm{V}_{\mathrm{TH}}$ (nearly equal to 0.25 V ). Due to this operation, it is possible to maintain a required value for the tPR time even when the power supply encounters a momentary voltage drop.

### 3.10 Power Drop in Resetting Watch-dog Timer

If there is a power drop while the reset for the watch-dog timer is effective, the reset output provides the hold time as shown in this section.

■ Power drop in resetting watch-dog timer


### 3.11 Handling Unused Terminals

How to handle unused terminals in the MB3773 is summarized in .

- Handling unused terminals

Table 3.11-1 Handling unused terminals in the MB3773

| Terminal name | Description |
| :--- | :---: |
| $C_{T}$ terminal | OPEN |
| RESET terminal | OPEN |
| CK terminal | OPEN |
| $V_{\text {REF }}$ terminal | OPEN |
| $V_{S}$ terminal | OPEN |
| RESET terminal | OPEN |

### 3.12 Q\&A Set Regarding the MB3773

This section provides a set of questions and answers regarding the MB3773.

## ■ Q\&A set regarding the MB3773

Q\&A set regarding the MB3773

| Q1 | What is the value of power current $\mathrm{I}_{\mathrm{CC}}$ if the measurement condition "with the watch-dog timer in operation" is not effective? | A1 | Because of a bipolar IC, there is no significant difference. It is almost the same as the value obtained when the watch-dog timer is in operation. |
| :---: | :---: | :---: | :---: |
| Q2 | What do the following terms specifically refer to:CK input pulse width ( $\mathrm{T}_{\mathrm{CKW}}$ ) and input interval ( $\mathrm{T}_{\mathrm{CK}}$ )? | A2 | They are illustrated below. |
| Q3 | What will happen if CK goes down to $3 \mu \mathrm{~s}$ ? | A3 | The pulse generator will become unable to catch up with the clock speed any longer. That is, any clock signals whose width is not greater than 3 ms will be neglected. The minimum value of "CK input pulse width" is specified as 3 ms in the standard; potentially, however, pulses will be produced from clock signals whose width is not smaller than $1 \mu \mathrm{~s}$. |
| Q4 | Is it alright to shoot the $\mathrm{C}_{\mathrm{T}}$ or $\mathrm{V}_{\text {REF }}$ terminal to the $\mathrm{V}_{\mathrm{CC}}$ terminal? | A4 | The IC will not be destroyed immediately when the $\mathrm{V}_{\mathrm{CC}}$ voltage is applied, although there is no specific standard regarding the maximum rating for the $\mathrm{C}_{\mathrm{T}}$ and $\mathrm{V}_{\text {REF }}$ terminals. The approach is not recommended, however, because continuous use might result in degraded characteristics. <br> Be sure that the $C_{T}$ terminal receives a value not higher than $\mathrm{V}_{\text {REF }}$ and that the $\mathrm{V}_{\text {REF }}$ terminal will receive no voltage. |
| Q5 | If the $\mathrm{V}_{\mathrm{S}}$ terminal at pin 7 is given a pull-up to prevent the detection of a voltage drop, what is the guaranteed voltage range for making the RESET terminal at pin 2 the L level? | A5 | It is up to 3.5 V . If the power voltage is below 3.5 V , it is not guaranteed that the internal comparator operates normally. Therefore, you should set the detection voltage at a value higher than 3.5 V . <br> This is different from the standard for the minimum power voltage of 1.2 V (max.) that guarantees the reset. |
| Q6 | There is a standard for the minimum power voltage of 1.2 V (max.) that guarantees the reset. Does this mean that you can set a minimum of 1.2 V ? | A6 | You should set the detection voltage at a value higher than 3.5 V . Only the reset output unit guarantees the $L$ level even if the power voltage goes down to 1.2 V . In this case, the internal reference voltage is not kept at 1.24 V ; the comparator is not working normally, either. Therefore, voltage detection is not possible. |


| Q\&A set regarding the MB3773 |  |  |  |
| :---: | :---: | :---: | :---: |
| Q7 | Regarding the adjustment of detection voltage with an external resistor: <br> 1. Is the $\mathrm{V}_{\mathrm{REF}}$ term in the equation a fixed value? <br> 2. What are the causes for fluctuations?A look at a graph regarding temperature characteristics does not reveal any significant change. <br> 3. Is it possible to limit the detection voltage to a range between 4.5 V and 4.7 V by using a metal film resistor (approximately plus or minus 1\%) as the external resistor? | A7 | 1. Fluctuations exist ranging from 1.215 V to 1.275 V . <br> 2. Fluctuations in reference voltage are dependent on the device parameters and configuration of actual circuits. They include fluctuations in the diffused resistor inside the IC and relative errors of the hfe value of the transistors comprising the current mirror. Because the MB3773 reference voltage circuit is based on the band gap reference system, no significant potential changes are observed, as shown in the Standard Characteristic Curves data sheet. However, a great deal of allowance is given, because temperature testing was not carried out as part of the shipment testing. <br> 3. Only when there are no resistance fluctuations, the fluctuations in $V_{S L}$ and $V_{S H}$ are considered to be roughly within the allowable range specified by the existing standard. |
| Q8 | What is the degree of fluctuations in the reset terminal output current of $10 \mu \mathrm{~A}$ ? And what are the causes for it? | A8 | Current fluctuations are estimated at approximately plus or minus $50 \%$. The internal pull-up circuit for the reset terminal is a constant current circuit of the current mirror type using PNP transistors. <br> Causes for the current fluctuations include the following: relative error of the resistor R, error of the resistor R's upper potential, and error of the PNP transistor current. The combined value is approximately from minus 50 to 100\% (reference value ranging from $5 \mu \mathrm{~A}$ to $20 \mu \mathrm{~A}$ ) |
| Q9 | When used alone, ICs will work normally. When they are assembled into a system, however, the RESET terminal will remain at the $L$ level (or show an unstable operation). What are probable causes? And how can you remove them? | A9 | 1. Because the reset terminal on the system side has a low impedance, there may be an excess pull against the current. (Also see the data sheet: Standard Characteristic Curves - High Level Output Voltage vs. High Level Output Current.) If this occurs, you can remove the problem by giving a resistor pull-up to the reset terminal. The resistance is determined by the potential current of the reset output transistor. You should choose an appropriate resistance that will prevent the maximum current from exceeding 20mA. <br> 2. Additionally, there may have been a malfunction under the influence of power noise resulting from microcomputers or other components. <br> In this case, you can reduce the noise-caused momentary voltage drop by either taking the delay trigger method or inserting a bypath capacitor (approximately $0.1 \mu \mathrm{~F}$ ) between the IC's power terminals. |

### 3.13 Equivalent Circuits for MB3773 Input/output Unit

The following are equivalent circuits for the MB3773 input/output unit.

Equivalent circuits for MB3773 input/output unit


Note: A circuit having current symbols is a constant current circuit of the current mirror type using PNP transistors, as shown below.


## CHAPTER 4 MB3790 Applications

This chapter provides applications regarding the MB3790.
4.1 How to produce alarms in the case of a battery replacement
4.2 Analog switches
4.3 How to fine-tune the voltage detection level for the power supply
4.4 Capacitance connected to the terminal $\mathrm{C}_{\mathrm{T}}$
4.5 How to adjust the time for detecting the voltage of the power supply
4.6 Current consumption ( $\mathrm{I}_{\text {BATA }}$ and $\mathrm{I}_{\text {BATB }}$ ) in the primary battery
4.7 How to calculate the reset pulse width ( $\mathrm{t}_{\mathrm{PO}}$ )
4.8 Charging the secondary battery from the primary battery
4.9 Major reasons for drop in battery charges
4.10 Operation at input pulse width $\left(\mathrm{t}_{\text {PI }}\right)$ of less than $5 \mu \mathrm{~s}$
4.11 Backup: How to add a super capacitor to $\mathrm{V}_{\text {OUT }}$
4.12 How to charge the secondary battery to more than 3 V
4.13 Relationship between capacitance and output delay time
4.14 Warning remarks about connecting a diode to the $\mathrm{V}_{\text {OUT }}$ terminal for pHandling unused terminalsower protection
4.15 Handling unused terminals
4.16 Q\&A set regarding the MB3790
4.17 Comparison between the MB3780A and the MB3790

### 4.1 How to produce alarms in the case of a battery replacement

## This section explains how to produce alarms for the case of battery replacement using the MB3790.

## ■ How to produce alarms during battery replacement

Figure 4.1-1 Equivalent circuit (for producing alarms during battery replacement)


If the terminal $\mathrm{V}_{\mathrm{BAT1}}$ is open for such reasons as a battery replacement, the alarm output becomes undefined. Even in open condition, it is possible to produce alarms for indicating a simple reduction in battery level by applying a pull-down of resistor $R$ to the terminal $V_{B A T 1}$ in parallel with the battery. In this case, it would be desirable to increase the value of R in order to limit the increase in the current consumption of the battery. The choice of the maximum value is explained below.

## When $\mathbf{V}_{\mathrm{IN}}=\mathbf{5 V}$

The standard value of the current $\mathrm{I}_{\mathrm{BAT} 1}$ from the $\mathrm{V}_{\mathrm{BAT} 1}$ terminal is 100 nA (max.), assuming that $V_{B A T 1}=3 V$ and $\mathrm{Ta}=25^{\circ} \mathrm{C}$. (This remark refers to the value of $\mathrm{I}_{\mathrm{BAT}}$ as shown in the data sheet. $I_{B A T}$ is likely to rise as the temperature increases.)

Under the condition of $\mathrm{V}_{\mathrm{BAT1}}=0 \mathrm{~V}$, we assume that the external resistor R is connected to $\mathrm{V}_{\mathrm{BAT} 1}$, as shown in Figure 4.1-1 (there is no specific standard). It is necessary to choose the value of $R$ in such a way that the increase in voltage at R due to $\mathrm{I}_{\mathrm{BAT} 1}{ }^{\prime}$ (the current from the $\mathrm{V}_{\mathrm{BAT1}}$ terminal) does not exceed $\mathrm{V}_{\mathrm{BAT}}(=2.37 \mathrm{~V})$.

$$
\begin{aligned}
& \mathrm{R} \times \mathrm{I}_{\mathrm{BAT}}<\mathrm{V}_{\text {batL2 }} \\
& \mathrm{R}<\mathrm{V}_{\text {batL2 }} / \text { /bat1 }^{\prime}
\end{aligned}
$$

If $I_{\text {BAT1 }}{ }^{\prime}$ is approximately 100 nA , the following relations are applicable.

$$
\mathrm{R}<2.37 \mathrm{~V} / 100 \times 10^{-9} \mathrm{~A}
$$

$$
\underline{\mathrm{R}<23.7 \mathrm{M} \Omega}
$$

We assume that the maximum resistance is not higher than 100 MW for $\mathrm{Ta}=25^{\circ} \mathrm{C}$ (however, this is only an empirical value and we can not guarantee it).

O When $\mathrm{V}_{\mathrm{IN}}=\mathbf{O V}$
No alarms are produced, as the comparator does not operate.

### 4.2 Analog switches

## This section explains how to use analog switches.

## - Analog switches

Figure 4.2-1 Equivalent circuit (for primary and secondary batteries)


Figure 4.2-2 Equivalent circuit for analog switch 1


At analog switch 1, the ON resistance Rsw is nearly equal to $10 \mathrm{k} \Omega$.
Vsw stands for the voltage drop at Rsw.

## O When using primary and secondary batteries together (CONTROL terminal in " H " status)

Make sure that the analog switch 1 is off so as to prevent a current flow from the secondary to the primary battery.

## O When using only the primary battery (CONTROL terminal in "L" status)

1. In Figure 4.2-1, the analog switch 1 and the diode are connected in parallel so to improve the characteristics with respect to the voltage difference between input and output (the SBD is used to minimize the voltage drop within the IC).

- Analog switch path: $10 \mathrm{k} \Omega$ resistance (for the ON case)
- Diode path: $0.3 \mathrm{~V}+100 \mathrm{k} \Omega$ resistance

2. Figure 4.2-2 shows an equivalent circuit that is available when analog switch 1 is turned on. The input current $\mathrm{I}_{\mathrm{BAT}}$ through battery 1 is extremely low and all of it flows into the analog switch when the voltage drop at analog switch 1 is not higher than 0.3 V because of ON resistance $R_{S W}$. If the value of $I_{B A T}$ increases while the voltage drop at RSW reaches $0.3 \mathrm{~V}, \mathrm{a}$ part of the current flows into the diode. Because of this mechanism, the following equation valid:
$\left(\right.$ Voltage drop at $\left.R_{S W}\right)=($ Voltage drop at $100 \Omega$ resistance $)+0.3 \mathrm{~V}$

## CHAPTER 4 MB3790 Applications

3. The standard contains an item "Battery 1 output voltage difference $\mathrm{DV}_{\mathrm{B} 1}$." When the value of $\mathrm{I}_{\mathrm{BAT}}$ is extremely small (as low as $10 \mu \mathrm{~A}$ ), the SBD is off. This causes a difference in electrical potential of $0.1 \mathrm{~V}(=10 \mu \mathrm{~A} \times 10 \mathrm{k} \Omega)$ between the terminals $\mathrm{V}_{\mathrm{OUT}}$ and $\mathrm{V}_{\mathrm{BAT} 1}$. When $\mathrm{I}_{\mathrm{BAT}}=100 \mu \mathrm{~A}$, the current is approximately $30 \mu \mathrm{~A}$ on the side of analog switch 1 and $70 \mu \mathrm{~A}$ on the side of $\operatorname{SBD}+100 \Omega$, which leads to a difference in the electric potential between the terminals $\mathrm{V}_{\mathrm{OUT}}$ and $\mathrm{V}_{\mathrm{BAT} 1}$ of approximately 0.3 V . Even if the current increases 100 times, the difference in electrical potential increases only three times.
4. Make sure that the terminal $\mathrm{V}_{\mathrm{BAT2}}$ stays open.

### 4.3 How to fine-tune the voltage detection level for the power supply

This section explains how to fine-tune the power voltage detection level.

## ■ How to fine-tune the voltage detection level for the power supply

Figure 4.3-1 Equivalent circuit (for fine-tuning power voltage detection level)


In Figure 4.3-1, $\mathrm{R}_{\mathrm{A}}$ stands for the combined resistance of $590 \mathrm{k} \Omega$ and the external resistance $R_{1}$, while $R_{B}$ stands for the combined resistance of the $240 k \Omega$ and the external resistance $R_{2}$.

$$
\begin{array}{ll}
\mathrm{R}_{\mathrm{A}}=\mathrm{R}_{1} \times 590 \mathrm{k} \Omega /\left(\mathrm{R}_{1}+590 \mathrm{k} \Omega\right) & {[\Omega]} \\
\mathrm{R}_{\mathrm{B}}=\mathrm{R}_{2} \times 240 \mathrm{k} \Omega /\left(\mathrm{R}_{2}+240 \mathrm{k} \Omega\right) & {[\Omega]}
\end{array}
$$

The detection voltage can be calculated as follows.

$$
\text { Detection voltage } \mathrm{V}_{\mathrm{INL}}=\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}\right) / \mathrm{R}_{\mathrm{B}} \times(\mathrm{VREF}-\Delta \mathrm{V}) \quad[\mathrm{V}]
$$

(For a falling value of Vcc )

Detection voltage $\mathrm{V}_{\mathrm{INH}}=\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}\right) / \mathrm{RB}_{\mathrm{B}} \times \mathrm{V}_{\mathrm{REF}} \quad[\mathrm{V}]$
(For a rising
value of Vcc )
The above calculation assumes that the threshold level of the comparator is $\mathrm{V}_{\text {REF }}$ (which is nearly equal to 1.24 V (typ.)) and that the width of the hysteresis is $\Delta \mathrm{V}=29 \mathrm{mV}$ (typ.). [ $\Delta \mathrm{V}$ is calculated as follows: $D V_{I N} \times 240 /(590+240)$.]

Choosing the values of $R_{1}$ and $R 2$ in such a way that the conditions of $R_{1} \ll 590 \mathrm{~kW}$ and $R_{2} \ll$ $240 \mathrm{k} \Omega$ are met produces simpler equations for determining the detection voltage.

| Detection voltage $\mathrm{V}_{\mathrm{INL}} \fallingdotseq\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) / \mathrm{R}_{2} \times(\mathrm{VREF}-\Delta \mathrm{V})$ | $[\mathrm{V}]$ | (For a falling <br> value of VCC$)$ |
| :--- | :--- | :--- |
| Detection voltage $\mathrm{V}_{\text {INH }} \fallingdotseq\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) / \mathrm{R}_{2} \times \mathrm{V}_{\text {REF }}$ | $[\mathrm{V}]$ | (For a rising <br> value of VCC$)$ |

## Note:

The minimum input voltage for the MB3790 is 4.0 V . It is therefore necessary to set the detection voltage to a value higher than 4.0 V .

### 4.4 Capacitance connected to the terminal $C_{T}$

## The capacitance that is connected to the terminal $\mathrm{C}_{\mathrm{T}}$ should have a value that causes little leakage. Otherwise, the voltage at the terminal $C_{T}$ can not exceed the value of Vth (= $=3 \mathrm{~V}$ ), and the reset may fail to be canceled.

## - Capacitance connected to the terminal $\mathrm{C}_{\mathrm{T}}$

The charging current to the terminal $C_{T}$ is approximately $3 \mu \mathrm{~A}$. Choose a capacitance with little leakage. If a capacitor with high leakage is used, such as an electrolytic capacitor, $t_{P O}$ will be prolonged or the terminal $\mathrm{C}_{\mathrm{T}}$ might not be charged.
The plot below shows reference data (as measured for a single sample). Figure 4.4-1 shows the voltage threshold at the terminal $\mathrm{C}_{\mathrm{T}}$. Figure 4.4-2 shows the relationship between the leak current and the voltage at the terminal $\mathrm{C}_{\mathrm{T}}$. Figure 4.4-1 shows clearly that the reset fails to be canceled if the voltage at the terminal $\mathrm{C}_{\mathrm{T}}$ does not exceed V th (which is 3.28 V in this example). Figure 4.4-2 shows that subtracting a current of approximately $3 \mu \mathrm{~A}$ from the terminal $\mathrm{C}_{\boldsymbol{T}}$ causes a drop in the voltage at the terminal $\mathrm{C}_{\mathrm{T}}$, which means that the capacitor will not be charged.

Figure 4.4-1 Threshold Vth of voltage at the terminal $\mathrm{C}_{\mathrm{T}}$



Figure 4.4-2 Relationship between leak current and voltage at the terminal $\mathrm{C}_{\mathrm{T}}$



### 4.5 How to adjust the time for detecting the voltage of the power supply

This section explains how to adjust the time for detecting the voltage of the power supply.

## - Related data sheet(s): Application Examples - Adjusting the Supply Voltage Detection Level Set Time (Page 19)

■ How to adjust the time for detecting the voltage of the power supply
Figure 4.5-1 Equivalent circuit (for adjusting the time for detecting the voltage of the power supply)


Figure 4.5-2 Change in the voltage at terminal $\mathrm{V}_{\text {SENSE }}$


When the value of $\mathrm{V}_{I N}$ changes from 5 V to 4 V , part of the charge that is stored in capacitor C is discharged to GND through the 240k $\Omega$ resistor (see Figure 4.5-1 ).
In this case, the voltage $\mathrm{V}_{\text {SENSE }}$ will change as shown in Figure 4.5-2 . The detection time tPI can be described by the following equation. $\mathrm{V}_{\text {S5 }}$ is the voltage at the terminal $\mathrm{V}_{\text {SENSE }}$ for $\mathrm{V}_{\text {IN }}=$ 5 V and $\mathrm{V}_{S 4}$ is the voltage at the terminal $\mathrm{V}_{\text {SENSE }}$ for $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}$.

$$
\left(V_{\text {ref }}-V_{s 4}\right)=\left(V_{s 5}-V_{s 4}\right) \times e^{-t P I / C R}
$$

The detection $t_{\text {PI }}$ can be described by the following equation.

$$
\begin{aligned}
t_{P I} & =-C \times R \times \ln \frac{\left(V_{\text {ref }}-V_{s 4}\right)}{\left(V_{s 5}-V_{s 4}\right)} \\
& =2.8 \times 10^{5} \times \mathrm{C}
\end{aligned}
$$

$$
\operatorname{tpl}[\mu \mathrm{s}] \fallingdotseq 0.28 \times \mathrm{C} \quad[\mathrm{pF}]
$$

CHAPTER 4 MB3790 Applications

## [Example]

For $C=1,000 \mathrm{pF}, t_{\mathrm{p},}$ is close to $280 \mu \mathrm{~s}$.

## Note:

1. Note that the above equation might change for differing waveforms of $\mathrm{V}_{I N}$.
2. Generally, the resistance is provided with a absolute accuracy of plus orminus $30 \%$ and a relative accuracy of plus or minus $2 \%$.

For the actual values of $t_{\mathrm{P}}$, validate the numbers experimentally.

### 4.6 Current consumption ( $\mathrm{I}_{\text {BATA }}$ and $\mathrm{I}_{\text {BATB }}$ ) in the primary battery

## Among the electrical characteristics used in the data sheet, there are the items "Input currents $\mathrm{I}_{\text {BATA }}$ and $\mathrm{I}_{\text {BATB }}$ of Battery 1." These values are defined as explained below.

## - Current consumption ( $\mathrm{I}_{\text {BATA }}$ and $\mathrm{I}_{\text {BATB }}$ ) in the primary battery

## $I_{\text {BATA }}:$

In the circuit below, $\mathrm{I}_{\mathrm{BATA}}$ stands for the current from the primary battery for $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$. In other words, this is the current consumption of the IC itself during a backup.

This current flows mainly because of the input bias current of the comparator. It has a maximum value of 500 nA , as specified by the standard, and flows into the IC.

$I_{\text {BATB }}:$
In the circuit below, $I_{\text {BATB }}$ stands for the current from battery 1.
The input bias current of the comparator and the leak current of the SBD lead to a current flow at the terminal $I_{B A T}$. The standard specifies a maximum incoming current of 500 nA and a maximum outgoing current of 100 nA .


## CHAPTER 4 MB3790 Applications

## Note:

When using a lithium-based primary battery for $\mathrm{V}_{\mathrm{BAT}}$, take extra care to ensure that there is no backward current to the battery.

Tip:
The above requirements for $\mathrm{I}_{\text {BATA }}$ and $\mathrm{I}_{\text {BATB }}$ refer to the current that is consumed in the IC when there is no load at the terminal $\mathrm{V}_{\text {OUT }}$. It should be noted that the value of $\mathrm{I}_{\mathrm{BAT}}$ will also increase if there is an output current and a load at $\mathrm{V}_{\text {OUT }}$.

### 4.7 How to calculate the reset pulse width ( $\mathrm{t}_{\mathrm{pO}}$ )

This section explains how to calculate the reset pulse width ( $\mathrm{t}_{\mathrm{po}}$ ).

■ How to calculate the reset pulse width ( $\mathrm{t}_{\mathrm{PO}}$ )
Figure 4.7-1 Equivalent circuit [for calculating the reset pulse width ( $\mathrm{t}_{\mathrm{PO}}$ )]


When the voltage at $\mathrm{V}_{\mathrm{OUT}}$ exceeds the value of $\mathrm{V}_{\mathrm{INH}}$, the $3 \mu \mathrm{~A}$ constant current power supply begins to charge the capacitor that is connected to the terminal $\mathrm{C}_{\mathrm{T}}$. The reset is canceled when the charging reaches the threshold voltage Vth of the comparator. (See Figure 4.7-1)

The reset pulse width ( $t_{P O}$ ), which is actually the time required for charging the terminal $C_{T}$ to 3 V , can be described by the following equation.

$$
\begin{aligned}
& \mathrm{I} \times \mathrm{tpo}_{\mathrm{t}} \mathrm{C}_{\mathrm{T}} \times \mathrm{V}_{\mathrm{th}} \\
& \mathrm{tpo}[\mathrm{~ms}]=\frac{\mathrm{V}_{\text {th }}}{\mathrm{I}} \times \mathrm{C}_{T}
\end{aligned}
$$

The following equation can be obtained when using typical values and assuming that Vth and I are close to 3 V and $3 \mu \mathrm{~A}$, respectively.

$$
\operatorname{tpo}[\mathrm{ms}] \fallingdotseq 10^{-3} \times \mathrm{C}_{\mathrm{T}} \quad[\mathrm{pF}]
$$

## [Example]

For $C_{T}=1000 \mathrm{pF}, \mathrm{t}_{\mathrm{PO}}$ is close to 1 ms .

## Note:

The standard value for $t_{\mathrm{PO}}$ of $50 \%$ to $200 \%$, as used in the data sheet, does not account for fluctuations in the external capacitance $\mathrm{C}_{\mathrm{T}}$.

### 4.8 Charging the secondary battery from the primary battery

This section covers the question whether the voltage in the primary battery decreases if the secondary battery, being at 0 V , is charged from the primary battery.

## - Charging the secondary battery from the primary battery

When $\mathrm{V}_{\mathrm{IN}}$ is open and a discharged secondary battery is connected to the primary battery, a current will flow from the primary to the secondary battery. (See Figure 4.8-1 .)

Figure 4.8-1 Analog switch (charging the secondary battery from the primary battery)


Figure $4.8-2$ is a plot of data obtained for charging the secondary battery from the primary battery.

Figure 4.8-2 Data obtained for charging the secondary battery from the primary battery


When the primary battery is at 3 V and the secondary battery is at 0 V , a current flows from the primary to the secondary battery. Assuming that $\mathrm{V}_{\mathrm{BAT} 1}=3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{BAT} 2}=0 \mathrm{~V}$, the charging current can be described by the following equation, since it is known that a resistor of $100 \Omega$ and an analog switch which presumably has a resistance of $10 \mathrm{k} \Omega$ are located between $\mathrm{V}_{\mathrm{BAT} 1}$ and $V_{\text {BAT2 }}$.

$$
\mathrm{I}_{\mathrm{BAT} 1} \fallingdotseq \frac{3 \mathrm{~V}}{10 \mathrm{k} \Omega+100 \Omega} \fallingdotseq 300 \mu \mathrm{~A}
$$

Figure 4.8-2 shows measured data for a sample of $357 \mu \mathrm{~A}$.
Discharging continues until the voltage of the secondary battery is nearly equal to that of the primary battery. At the end of this process, both batteries will have half the initial charge of the primary battery (discharging stops when the voltage of the secondary battery is approximately equal to that of the primary battery minus 0.3 V ). The time for the entire process varies depending on the capacitance and charging characteristics of the primary battery. Consult the manufacturer of the primary battery for details.

Batteries are shipped in discharged status. Prior to using them, they have to be charged by the system immediately after connection. Moreover, when replacing a small-capacity primary battery, it is recommended to charge the secondary battery in advance. It should also be kept in mind that a secondary battery with high leakage will decrease the charge in the primary battery.

### 4.9 Major reasons for drop in battery charges

## In some cases, the terminal $\mathrm{V}_{\text {OUT }}$ might provide only an output of about 2 V during a backup although the battery contains a charge of 3 V . This section discusses the probable reasons for this behavior.

## - Major reasons for drop in battery charges

Provided that there are no problems with the IC, the following two reasons might be responsible.

## O When the CONTROL terminal is open

The circuit becomes unstable when the CONTROL terminal stays open. Even when the battery charge is 3 V , the value of $\mathrm{V}_{\text {OUT }}$ might decreases to be only about 2 V (See Figure 4.9-1).

Figure 4.9-1 $\mathrm{V}_{\text {OUT }}$ in dependence of $\mathrm{V}_{\mathrm{IN}}$


## O When there is excessive current pull

Especially when the terminal $\mathrm{V}_{\text {OUT }}$ is connected not only to the SRAM but as well to other logical circuits, check how much current is being output from the terminal $\mathrm{V}_{\text {OUT }}$ (the standard value is up to $500 \mu \mathrm{~A}$ ).

Figure $4.9-2$ shows the measured change in $\mathrm{V}_{\text {OUT }}$ voltage when the current at $\mathrm{V}_{\text {OUT }}$ changes from 0 to $200 \mu \mathrm{~A}$, assuming that $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{BAT}}=3 \mathrm{~V}$ in backup state. The graph shows the voltage drop depending on the current that is obtained from the terminal $\mathrm{V}_{\text {OUT }}$.
Note:
As the reset terminal is internally connected to $\mathrm{V}_{\text {OUT }}$ as well, any current consumption at that terminal will cause a drop in the $\mathrm{V}_{\text {OUT }}$ voltage as well.

Figure 4.9-2 $\mathrm{V}_{\text {OUT }}$ in dependence of $\mathrm{I}_{\mathrm{BAT} 2}$



### 4.10 Operation at input pulse width ( $\mathrm{t}_{\mathrm{PI}}$ ) of less than $5 \mu \mathrm{~s}$

This section describes the operation of this IC at input pulse width ( $\mathbf{t}_{\mathrm{PI}}$ ) of less than $5 \mu \mathrm{~s}$.

## Operation at input pulse width ( $t_{\text {PI }}$ ) of less than $5 \mu \mathrm{~s}$

Figure 4.10-1 Block diagram of the operation at input pulse width ( $t_{\text {PI }}$ ) of less than $5 \mu \mathrm{~s}$


If the width of $t_{P I}$ is lower than $5 \mu \mathrm{~s}$, the reset output is undefined. However, it is not possible to have a "halfway" reset output. If there is a reset output, it is nearly equal to the width of $t_{p O}$ as specified by $C_{T}$. While the effective value of $t_{P I}$, which specifies actually the minimum $t_{P I}$ value for obtaining a reset output, is different from sample to sample, a value of $5 \mu \mathrm{~s}$ is guaranteed to work. (While there might be a reset output at a value of less than $5 \mu \mathrm{~s}$, it is guaranteed that there will be a reset output for a value of $5 \mu \mathrm{~s}$ or more.)

Since there is a built-in latch circuit, discharging continues till the $\mathrm{C}_{\mathrm{T}}$ voltage went down to approximately 1.5 V , even if $\mathrm{V}_{\mathrm{CC}}$ is recovered before $\mathrm{C}_{\mathrm{T}}$ is discharged to 1.5 V . Therefore, a detected drop in $\mathrm{V}_{\mathrm{CC}}$ will always produce a normal reset output.

Refer also to Figure 4.10-2, which shows the waveforms of the operation described by the block diagram in Figure 4.10-1 .
In this example, capacitor $C$ was connected to the terminal $V_{\text {SENSE }}$ terminal in order to increase the value of $t_{\text {PI }}$ (refer also to Section 1.5, "How to adjust the time for detecting the voltage of the power supply"). The capacitor $C$ has no influence on the value of $t_{P O}$. There are no appropriate circuits for reducing the value of $t_{P I}$.

### 4.10 Operation at input pulse width (tPI) of less than $5 \mu \mathrm{~s}$

Figure 4.10-2 Waveforms for a momentary drop in $\mathrm{V}_{\mathrm{CC}}$


1. As the voltage of the power supply decreases, discharging of $C_{T}$ begins.
2. The latch is reversed as soon as the $\mathrm{C}_{\mathrm{T}}$ voltage is lower than the voltage $\mathrm{V}_{\mathrm{TH}}$ (approximately 1.5 V ) at the internal inverter.
3. As a result of the switch of the latch, $\mathrm{C}_{\mathrm{T}}$ is switched into charging mode (in the case of a momentary drop as shown in Figure 4.10-2 ).
4. The inverter and the latch operate in the following way: Even when $\mathrm{V}_{\mathrm{CC}}$ is recovered before $\mathrm{C}_{\mathrm{T}}$ is discharged to 1.5 V , the discharging process continues till the voltage at $\mathrm{C}_{\mathrm{T}}$ is equal to $\mathrm{V}_{\mathrm{TH}}$ (approximately 0.25 V ). As a result of this operation, it is possible to maintain a required value for the time $t_{P R}$ even if there is a momentary drop in the power supply.

### 4.11 Backup: How to add a super capacitor to $\mathrm{V}_{\text {OUT }}$

This section describes a method for implementing a backup output by adding a super capacitor to the terminal $\mathrm{V}_{\text {OUT }}$.

- Backup (how to add a super capacitor to $\mathrm{V}_{\mathrm{OUT}}$ )

Figure 4.11-1 Equivalent circuit [1] (for implementing a backup by adding a super capacitor to the terminal $\mathrm{V}_{\text {OUT }}$ )


Figure 4.11-2 Equivalent circuit [2] (for implementing a backup by adding a super capacitor to the terminal $\mathrm{V}_{\text {OUT }}$ )


Figure 4.11-1 shows a method for a backup that consists of connecting a capacitor to the $\mathrm{V}_{\text {OUT }}$ terminal. An appropriate value for the resistance has to be selected depending on the connected capacitor and diode.

There is no standard that would specify the maximum value for $\mathrm{V}_{\text {OUT }}$; however, the withstand voltage is approximately 6 V , comparable to $\mathrm{V}_{\mathrm{BAT}}$.

As soon as the voltage of $\mathrm{V}_{\text {OUT }}$ exceeds 3.5 V , there will be leak current. The leak current increases depending on the voltage at $\mathrm{V}_{\mathrm{IN}}$. It also varies from sample to sample. The circuit shown in Figure 4.11-1 tends to affect the backup time to a certain degree, since the voltage level at the terminal $\mathrm{V}_{\text {OUT }}$ is probably approximately 3.8 V .

Figure 4.11-3 and Figure 4.11-4 show the leak current, $\mathrm{I}_{\text {OUT }}$, at $\mathrm{V}_{\text {OUT }}$, for an input of $\mathrm{V}_{\text {IN }}$. Figure 4.11-3 and Figure 4.11-4 show the results for different samples.

Figure 4.11-3 Measured leak current $\mathrm{I}_{\mathrm{OUT}}$ at $\mathrm{V}_{\mathrm{OUT}}$ for an input of $\mathrm{VI}_{\mathrm{N}}[1]$


Figure 4.11-4 Measured leak current $\mathrm{l}_{\mathrm{OUT}}$ at $\mathrm{V}_{\text {OUT }}$ for an input of $\mathrm{V}_{\mathrm{IN}}$ [2]


### 4.12 How to charge the secondary battery to more than 3V

This section explains how to charge the secondary battery to more than 3 V .

■ How to charge secondary battery to more than 3V
Figure 4.12-1 Equivalent circuit (for charging the secondary battery to more than 3V)


As shown in Figure 4.12-1, it is possible to charge $V_{B A T}$ from $V_{I N}$ through a diode and a resistor $(R)$. It is necessary to select an appropriate resistor, since the required resistance varies depending on the capacitor $\left(\mathrm{V}_{\mathrm{BAT}}\right)$ and the diode.
Note that the flow of leak current $\mathrm{I}_{\mathrm{BAT}}$ into the IC will reduce the backup time.Figure 4.12-2 shows the measured leak current $\mathrm{V}_{\text {BAT2 }}$ for $\mathrm{V}_{\text {IN }}$ values of more than 4.2 V . At 3.3 V or more, the value is approximately $13 \mu \mathrm{~A}$.

Figure 4.12-2 Measured leak current $\mathrm{V}_{\text {BAT2 }}$ for $\mathrm{V}_{\mathrm{IN}}$ voltages of more than 4.2V


### 4.13 Relationship between capacitance and output delay time

## Connecting a larger capacitance to the terminal $C_{T}$ will lead to a correspondingly longer discharging time. This section discusses the influence of a longer discharging time on the reset delay time.

## - Relationship between capacitance and output delay time

The MB3790 has a circuit configuration in which the capacitance that is connected to the terminal $\mathrm{C}_{\mathrm{T}}$ does not affect the reset output delay time. In the block diagram included in the data sheet, the voltage at the terminal $C_{T}$ directly goes to the comparator (with a Vth value of $3 V)$. As shown in Figure 4.13-1, there is actually a resistor inside the terminal $\mathrm{C}_{\mathrm{T}}$. This means that the voltage that is detected by the comparator for a Vth value of 3 V corresponds to the voltage at point a.

The MOS transistor is switched on when it detects a drop in $\mathrm{V}_{\mathrm{CC}}$ (or the terminal $\mathrm{V}_{\text {SENSE }}$ ). After determining the voltage at point a , the comparator with the V th value of 3 V produces a reset output without waiting that $\mathrm{C}_{\mathrm{T}}$ is discharged.

The standard specifies that the reset output delay time tpdR is a maximum of $10 \mu \mathrm{~s}$.
If the voltage at $\mathrm{V}_{\mathrm{CC}}$ drops to $0_{\mathrm{V}}$, the MOS transistor loses the capability of discharging (because of an increase in ON resistance). Note that the reset output will be delayeddepending on the size of $\mathrm{C}_{\mathrm{T}}$.

Figure 4.13-1 Equivalent circuit (setting the relationship between capacitance and output delay time)


### 4.14 Warning remarks about connecting a diode to the $\mathrm{V}_{\text {OUT }}$ terminal for power protection

## This section contains some warning remarks about connecting a diode to the $\mathrm{V}_{\text {OUT }}$ terminal for power protection.

- Warning remarks about connecting a diode to the $\mathrm{V}_{\text {OUT }}$ terminal for power protection


## [Observed behavior]

1. Suppose that a diode is connected to the $\mathrm{V}_{\mathrm{BAT} 1}$ terminal, as shown in Figure 4.14-1 . Even if the voltage of the primary battery decreases, the voltage at the $\mathrm{V}_{\mathrm{BAT}}$ terminal (which corresponds to the voltage at point a in Figure 4.14-1 ) might not decrease in a high temperature setting, and there will be no alarm output.
2. As shown in Figure 4.14-2, an alarm is produced even in a high temperature setting if there is no diode.

Figure 4.14-1 Equivalent circuit [1] (for connecting a diode to the terminal $\mathrm{V}_{\mathrm{OUT}}$ for power protection)


Figure 4.14-2 Equivalent circuit [2] (when there is no diode connected to the terminal $\mathrm{V}_{\text {OUT }}$ for power protection)

[Probable explanations for this behavior]

1. The input unit of the terminal $\mathrm{V}_{\mathrm{BAT} 1}$ is configured as shown in Figure 4.14-3. When the $\mathrm{V}_{\mathrm{BAT} 1}$ terminal is open, a leak current ( $\mathrm{l}_{\mathrm{L} 2}$ ) flows through SBD under a backward bias. Due to $\mathrm{I}_{\mathrm{L} 2}$, a base current is supplied to the NPN transistor (Q1).
2. Generally, the base current under which the NPN transistor (Q1) operates is large with respect to $\mathrm{I}_{\mathrm{L} 2}$. For this reason, Q1 might not operate, which leads to an alarm output.
3. As the temperature rises, $\mathrm{I}_{\mathrm{L} 2}$ increases and Q 1 will operate. In that case, there will be no alarm output.
4. At high temperatures, the MB3790 tends to increase the value of $\mathrm{I}_{\mathrm{L} 2}$, which is approximately 20nA at normal temperatures. (Refer also to the curves of the standard characteristics as included in the data sheet: Leak Current in Dependence of Ambient Temperature.)

### 4.14 Warning remarks about connecting a diode to the VOUT terminal for power protection

5. If the value of $\mathrm{I}_{\mathrm{L} 2}$ increases because of a rise in the temperature, the voltage at terminal $\mathrm{V}_{\mathrm{BAT} 1}$ terminal also increases. This is because the increased $\mathrm{I}_{\mathrm{L} 2}$ increases the base current $\left(I_{B}\right)$ in the NPN transistor (Q1). If the value of $I_{B}$ exceeds a specified value, the voltage at the terminal $\mathrm{V}_{\mathrm{BAT1}}$ will increase until it saturates. The saturation voltage differs (in the range between 3 V and 5 V ) for different lots of the produced ICs, since the saturation level is affected by the characteristics of the NPN transistor.
6. If a diode is connected to the terminal $\mathrm{V}_{\mathrm{BAT}}$ terminal as shown in Figure 4.14-1, a leak current $\left(\mathrm{I}_{\mathrm{L} 1}\right)$ with an amount of $\mathrm{I}_{\mathrm{L} 2}-\mathrm{I}_{\mathrm{B}}$ flows through the diode. Even when $\mathrm{V}_{\mathrm{BAT} 1}$ is set to 0 V at normal temperature, voltage saturates at point a, which means that the alarm stays in " H " status.

Figure 4.14-3 Equivalent circuit (for the input unit of terminal $\mathrm{V}_{\mathrm{BAT} 1}$ )


## [Corrective action]

Put a resistor with high resistance between the terminal $\mathrm{V}_{\mathrm{BAT} 1}$ (point a) and GND. The recommended value for this resistance is approximately 10 MW for $\mathrm{Ta}=25^{\circ} \mathrm{C}$. As the ambient temperature rises, reduce the resistance accordingly.

## Note:

Without a diode, there will be a leak current at high temperatures, which means that the battery might burst. Consult the battery manufacturer for details.

### 4.15 Handling unused terminals

Table 4.15-1 summarizes how to handle unused terminals in the MB3790.

Handling unused terminals

Table 4.15-1 Handling unused terminals in the MB3790

| Terminal name | Description |
| :--- | :--- |
| Terminal $\mathrm{V}_{\text {BAT1 }}$ | GND or $V_{\text {IN }}$ <br> (This terminal can be opened for <br> experimental purposes even if is unused, <br> but this will result in an undefined alarm <br> output) |
| Terminal $V_{\text {BAT2 }}$ | OPEN |
| $\overline{\text { ALARM1 } / \overline{\text { ALARM2 }} \text { terminal }}$ | OPEN |
| $\overline{\text { RESET / RESET terminal }}$ | OPEN |
| Terminal $V_{\text {SENSE }}$ | OPEN |
| CTP terminal | - |
| CONTROL terminal | OPEN |

### 4.16 Q\&A set regarding the MB3790

This section provides a set of questions and answers regarding the MB3790.

## ■ Q\&A set regarding the MB3790

| Q\&A set regarding the MB3790 |  |  |  |
| :---: | :---: | :---: | :---: |
| Q1 | I am wondering whether we need to put a diode or resistor between the primary battery and the MB3790. Would it be better to add a protective circuit to account for a possible malfunction in the MB3790? | A1 | That depends on the battery. Since it may not be possible to identify a malfunction mode of the MB3790, it would be safer to add a protective circuit. Please consult also the manufacturer of the battery on this topic. <br> We have no particular recommendation for a circuit that would be especially suitable for this purpose. |
| Q2 | As the value of $\mathrm{V}_{\text {IN }}$ decreases, the output of $\mathrm{V}_{\text {OUT }}$ is usually obtained by switching from the $\mathrm{V}_{\text {IN }}$ voltage to the battery. However, if there is a sharp drop in $\mathrm{V}_{\mathrm{IN}}$, it will take time before the switch becomes effective, and even after the value of $\mathrm{V}_{\text {IN }}$ decreased, $\mathrm{V}_{\text {OUT }}$ will continue to provide the voltage for $\mathrm{V}_{\text {IN }}$ for a short period. What would be the appropriate corrective action in this situation? <br> (At a $\mathrm{V}_{\text {IN }}$ fall rate of $2.5 \mathrm{~V} / \mathrm{ms}$, it takes about $20 \mu$ s before $\mathrm{V}_{\text {OUT }}$ supplies a voltage that is approximately equal to the battery voltage.) | A2 | If the value of $\mathrm{V}_{\text {IN }}$ decreases, $\mathrm{V}_{\text {OUT }}$ follows $\mathrm{V}_{\text {IN }}$ because of the difference between the ON and OFF timing of the internal transistor of the IC. Increase the $\mathrm{V}_{\mathrm{IN}}$ fall time by means of increasing the capacitance between $\mathrm{V}_{\mathrm{IN}}$ and GND. <br> (To provide a secure backup operation in the case of a momentary power failure requires that the time in which $\mathrm{V}_{\mathrm{IN}}$ falls from 5 V to 0 V is at least $50 \mu \mathrm{~s}$.) |
| Q3 | I would like to connect the RESET terminal to the CS terminal of the SRAM. According to the data sheet, the RESET output voltage during a backup is up to 0.4 V . Most SRAMs use a certain current level for retaining data and require that the CS is not higher than 0.2 V . Can these SRAMS be connected as they are? | A3 | The maximum value of 0.4 V assumes that there is a 3 mA current flowing into the RESET terminal (refer to the data sheet: "Standard Characteristics Curves - VCL Characteristics at RESET Terminal"). If the input current is not at least 5 mA , the value of 0.2 V can not be achieved. <br> It is necessary to set up the individual configuration according to the input current that flows in the circuit. |
| Q4 | While the standard states that the charging current $\mathrm{I}_{\mathrm{CHGH}}$ for battery 2 requires $\mathrm{V}_{\mathrm{CHG}}=$ 3.3 V , the output $\mathrm{V}_{\mathrm{CHG}}$ for battery 2 is in fact 2.8 V ( 2.95 V maximum). These requirements seem to contradict each other. | A4 | The standard refers to a leakage that occurs when a 3.3 V battery is forcibly connected to the terminal $\mathrm{V}_{\mathrm{BAT} 2}$. |


| Q\&A set regarding the MB3790 |  |  |  |
| :---: | :---: | :---: | :---: |
| Q5 | How long is the charging time for the secondary battery? | A5 | Ask the battery manufacturer for the charging time that would be required for charging with the circuit as shown below. |
| Q6 | The mode of the terminal $\mathrm{V}_{\text {SENSE }}$ is either OPEN or GND according to the data sheet "Application Examples - How to Produce Reset Signals Forcibly". Are "H" mode ( $\mathrm{V}_{\mathrm{IN}}$ voltage) or "L" mode supported as well? (H: $\mathrm{V}_{\text {IN }}$ voltage) | A6 | The " H " or "L" mode is not supported. By setting up a direct connection (short) between the terminals $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {SENSE }}$, a structure is created in which RESET changes to the H level only when the current at VIN goes down to 1.24 V (this is because $\mathrm{V}_{\text {IN }}$ is directly connected to the input of the comparator). On the other hand, when the current at $\mathrm{V}_{\text {IN }}$ reaches 1.24 V , the reference voltage has decreased, and did not stay at a level of 1.24 V value. This makes monitoring the voltage of the power supply impossible. |
| Q7 | I have a question about a malfunction of the alarm terminal. When there should theoretically be an " H " output under the condition $\mathrm{V}_{\text {BAT1 }}=3.3 \mathrm{~V}$, why would there be an "L" output? | A7 | We recommend to put $0.022 \mu \mathrm{~F}$ capacitors between the terminal $\mathrm{V}_{I N}$ and GND and between the terminal $\mathrm{V}_{\text {OUT }}$ and GND, as mentioned in the data sheet "Standard Connection Examples". Without these capacitors, the operation of the alarm terminal might be unstable, which would sometimes result in a malfunction. |

### 4.17 Comparison between the MB3780A and the MB3790

Table 4.17-1 shows a comparison between the MB3780A and the MB3790.

## - Comparison between the MB3780A and the MB3790

Table 4.17-1 Comparison between the MB3780A and the MB3790

| Parameter |  | IC for battery backup |  |
| :---: | :---: | :---: | :---: |
|  |  | MB3780A | MB3790 |
| Input voltage range |  | 0 to 6V | 0 to 5.5 V |
| Process |  | Bipolar type | Bi-CMOS |
| Value for detecting a decrease in input voltage |  | $4.2 \mathrm{~V} / 4.3 \mathrm{~V}$ |  |
| Current in the input circuit under no-load condition |  | 1 mA (standard) | 50رA(standard) |
| Output drive current |  | 200 mA |  |
| Difference between input and output voltage |  | 200 mV | $(\mathrm{RON}=0.5 \Omega)$ |
| Output current during backup |  | 0.5 mA (maximum) |  |
| Leak current during backup |  | $0.5 \mu \mathrm{~A}$ or less |  |
| Power-ON reset | Logic | Positive logic | Positive/negative logic |
|  | Output mode | Open collector | CMOS |
| Function for detecting voltage decreases in the primary battery |  | $2.65 \mathrm{~V} / 2.37 \mathrm{~V}$ |  |
| Function for charging the secondary battery |  | Built-in function |  |
| Compatibility with thin packages |  | SSOP20 |  |

## Note:

The shaded areas indicate that there are differences between the parameters for the MB3780A

CHAPTER 4 MB3790 Applications

## CHAPTER 5 MB3793 Applications

This chapter provides applications regarding the MB3793.

### 5.1 Meaning of values $A$ to $D$

### 5.2 Clock timing

5.3 Recommended circuit for limiting $f_{\max }$
5.4 Timing for the circuit limiting $f_{\max }$
5.5 Handling unused terminals
5.6 Typical circuit for monitoring only the voltage of the power supply
5.7 Specific ways of checking external circuits of the MB3793-42
5.8 Equivalent circuits for the use as input/output unit of the MB3793
5.9 Circuits for measuring the electric characteristics of the MB3793-42

### 5.1 Meaning of values $A$ to $D$

The meaning of the values $A$ to $D$ are explained in the data sheet "Standard
Connection Diagrams". These values are used for calculating various time settings. As these values depend on the voltage of the power supply, they vary from one series to another. This section describes how the values for A-D were obtained.

## - Meaning of the values $A$ to $D$

Figure 5.1-1 is a chart of the timing for the $\mathrm{V}_{\mathrm{CC}}$, CTP, CTW, and $\overline{\text { RESET }}$ signals.
Figure 5.1-1 Chart of the timing for the $\mathrm{V}_{\mathrm{CC}}$, CTP, CTW, and $\overline{\text { RESET }}$ signals


The mathematical relationships between the parameters are explained below.

## O Power-ON reset time, $\mathbf{T}_{\text {PR }}$

This is the time that is required to charge capacitor CTP to the voltage of VCTPH at a constant current of $\mathrm{I}_{\mathrm{ctp} 1}$.

$$
\mathrm{T}_{\mathrm{PR}}=\frac{\mathrm{VCTPH}}{\mathrm{Ictp} 1} \times \mathrm{CTP} \fallingdotseq \mathrm{~A} \times \mathrm{CTP}
$$

O Monitoring time of the watchdog timer, $\mathrm{T}_{\text {WD }}$
This value is the sum of three time values: time $T_{1}$, which is the time required to discharge capacitor CTW from voltage VCTWH to VCTWL at a constant current of $\mathrm{I}_{\mathrm{ctw} 1}$; time $\mathrm{T}_{2}$, which is the time required to let capacitor CTP charge from voltage VCTPX to VCTPL; and the time required to charge the capacitor from VCTPH to VCTPX at a constant current of $I_{\text {ctp2 }}$.

$$
\begin{aligned}
\mathrm{T} P \mathrm{R} & \fallingdotseq \mathrm{~T}_{1}+\mathrm{T}_{2}+\mathrm{T}_{3} \\
& \fallingdotseq \frac{(\mathrm{VCTWH}-\mathrm{VCTWL})}{\mathrm{Ictw} 1} \times \mathrm{CTW}+\mathrm{CTP} \times \mathrm{R} \times \log (\mathrm{VCTPX} / \mathrm{VCTPL})+\mathrm{CTP} \times \frac{(\mathrm{VCTPX}-\mathrm{VCTPH})}{\mathrm{Ictp} 1} \\
& \fallingdotseq \mathrm{~B} \times \mathrm{CTW}+\mathrm{C} \times \mathrm{CTP}
\end{aligned}
$$

$t$ should be noted that $R$ refers to the resistance of the MOS transistor. A part with a model number that contains the extension -A is a circuit that allows a calculation with $\mathrm{C}=0$.

## O Reset time of the watchdog timer, $\mathrm{T}_{\text {WR }}$

This is the time that is required to charge capacitor CTP to the voltage of VCTPH from VCTPL at a constant current of about ten times $\mathrm{I}_{\mathrm{ctp} 1}$.

$$
\mathrm{T}_{\mathrm{wR}}=\frac{(\mathrm{VCTPH}-\mathrm{VCTPL})}{10 \times \mathrm{Ictp} 1} \times \mathrm{CTP} \fallingdotseq \mathrm{D} \times \mathrm{CTP}
$$

### 5.2 Clock timing

This section explains the timing of the clock.

- Related data sheet(s): "Timing Chart 1 - Basic Operation (Page 6)"


## - Clock timing

The CK terminals (CK1 and CK2) provide a latch circuit for detecting any rise in signals. No operation occurs if the " H " level is maintained.

The latch circuit is designed in such a way as to read CK1 and CK2 in sequence: first CK1, then CK2.
If there is a clock between points (3) and (4), the operation is as follows:
○ One clock at CK1


## ○ One clock at CK2

Counting always begins with CK1.


## More than one clock

The second recognized clock pulse makes charging possible, but as the circuit is already in charging mode from the beginning, no change takes place.


Since the first clock pulse after the rising signal of INH comes from CK2, it is neglected. Counting begins with the next clock signal from CK1.
In the period between the points (7) and (8) mentioned in the data sheet " Timing Chart 1 Basic Operation", counting also begins with the clock pulse from CK1.

### 5.3 Recommended circuit for limiting $f_{\max }$

This section presents a recommended circuit for limiting $f_{\text {max }}$.

Recommended circuit for limiting $f_{\text {max }}$
Figure 5.3-1 Equivalent circuit (recommended circuit for limiting $f_{\max }$ )


During clock input at the CK terminal, an extremely low value of $T_{2}$ will prevent that the $C_{1}$ voltage reaches the clock input threshold of 1.9 V and a reset signal is produced. The value of $\mathrm{T}_{1}$ can be determined according to the following equation.

$$
\mathrm{T}_{1} \cong 0.7 \mathrm{C}_{1} \mathrm{R}_{1}
$$



Because of fluctuations, the value during the period described by

$$
\cong 0.33 \mathrm{C}_{1} \mathrm{R}_{1} \quad \mathrm{~T}_{1} \leqq\left(\cong 0.7 \mathrm{C}_{1} \mathrm{R}_{1}\right) \text { will be undefined. }
$$

## [Sample settings]

| $\mathbf{C}$ | $\mathbf{R}$ | $\mathbf{T}_{\mathbf{1}}$ |
| :---: | :---: | :---: |
| $0.01 \mu \mathrm{~F}$ | $10 \mathrm{k} \Omega$ | $70 \mu \mathrm{~S}$ |
| $0.1 \mu \mathrm{~F}$ | $10 \mathrm{k} \Omega$ | $700 \mu \mathrm{~S}$ |

### 5.4 Timing for the circuit limiting $f_{\max }$

This section explains the timing for the circuit limiting $f_{\text {max }}$.

## - Timing for the circuit limiting $\mathrm{f}_{\max }$

Figure 5.4-1 Equivalent circuit (timing for the circuit limiting $f_{\max }$ )


For CK monitoring, only a single system needs to be monitored as seen from the microcomputer, while two systems need to be monitored from the MB3793 side. Therefore, CTW is changed to charging mode each time there is a rising signal at CK2.

Note that for every two clocks pulses from the microcomputer side, CTW changes to the charging mode described in the data sheet "Timing Chart 3 - Single-Clock Input Monitoring".

Figure 5.4-2 Timing for the circuit limiting $\mathrm{f}_{\max }$


### 5.5 Handling unused terminals

Table 5.5-1 summarizes how to handle unused terminals in the MB3793.

## Handling unused terminals

Table 5.5-1 Handling unused terminals in the MB3793

| Terminal name | Description |
| :--- | :---: |
| $\overline{\text { RESET }}$ terminal | OPEN |
| CTW terminal | GND |
| CTP terminal | OPEN |
| INH terminal | GND |
| CK1 terminal | GND or VCC <br> (Connected to the CK1 terminal if <br> only the CK1 terminal is used) |
| CK2 terminal |  |

## [1. What happens if the CTW terminal is OPEN]

In this case, the reset output is undefined.
The meaning of the term "undefined" in this connection is as follows:
This term means that it is unknown whether the " H " or the "L" level is adopted or what voltage will be created. These facts depend on sample fluctuations and the used peripheral circuit. Generally, the output becomes undefined when a MOS-type input terminal is set OPEN. For your reference, we have included the results of experiments of samples in which the reset output changes from "H" to " L" levels in intervals of $t_{W R}$ because of the capacitance within the terminal. Identical results were obtained, regardless of whether there was any clock input. We can, however, not guarantee the following operation:

[2. What happens when the CTW terminal is grounded]
The reset terminal switches to the "H" level. The same operation takes place when the INH terminal changes to the " H " level.
[3. What happens when the CTP terminal is OPEN]
The reset terminal switches to the H level (the level of the CTP terminal is approximately equal to the voltage at $\mathrm{V}_{\mathrm{CC}}$ ).

If the TPR is 0 and if the voltage reaches 4.3 V during a rise in the voltage at $\mathrm{V}_{\mathrm{CC}}$, the reset is abruptly canceled. Likewise, the reset terminal is set to the " H " level if $\mathrm{t}_{\mathrm{WR}}$ becomes 0 and there are no clock pulses.

## [4. What happens if the CTP terminal is grounded]

In this case, the reset terminal is set to the "L" level (The IC will not operate until there is a rise at the CTP terminal).
[5. What happens if the INT terminal is OPEN]
The reset output becomes undefined.
(The experimental results for the samples show that the operation of the circuit is unstable when there is a change between the " H " and "L" level.)
[6. What happens if the $\mathbf{V}_{\mathbf{C C}}$ or GND terminal are OPEN]
In this case, the reset terminal switches to the "L" level. The same operation takes place even if voltage is applied to the CK or INT terminal. (The reset terminal requires no pull-up resistance because of the CMOS output buffer.)
While the situations described under points 1 to 6 above are generally not recommended, there will nevertheless be no malfunction because of an excessive load on the IC. The situation described under point 2 can in fact effectively be used in order to use the MB3793 for monitoring the voltage of the power supply (that is, without using any watchdog timer). Refer also to Section 1.6 , "Typical circuit for monitoring only the voltage of the power supply".

### 5.6 Typical circuit for monitoring only the voltage of the power supply

Figure 5.6-1 shows a typical circuit that might be used for only monitoring the voltage of the power supply. In this case, special considerations are required with respect to the watchdog timer, such as considering the effect of using other ICs. The timing of the circuit is shown in Figure 5.6-2 .

■ Typical circuit for monitoring only the voltage of the power supply
Figure 5.6-1 Typical circuit for monitoring only the voltage of the power supply


Figure 5.6-2 Chart of the timing of a circuit for monitoring only the voltage of the power supply


### 5.7 Specific ways of checking external circuits of the MB379342

This section explains the recommended resistance values that are to be used if the INH input provides such an interface as shown in Figure 5.7-1 . As $\mathbf{R}_{\mathbf{2}}$ and $\mathbf{R}_{3}$ are already specified by the microcomputer and transistor, this section covers the question how to determine $\mathbf{R}_{1}$.

## ■ Specific ways of checking external circuits of the MB3793-42

Figure 5.7-1 Example of an external circuit for INH input


The following cases 1 and 2 describe how to choose the minimum and maximum values for $R_{1}$. The optimum value can then be chosen considering current consumption and other parameters.
[1. When INH is in " L" status (transistor is off)]
Assuming that $i_{1}$ stands for the transistor's leak current, $i_{2}$ for the leak current from INH, and $\mathrm{V}_{\text {th }}$ (min.) for the minimum threshold of INH , the value of $\mathrm{R}_{1}$ should be chosen so that it meets the following requirement:

$$
\left(i_{1}+i_{2}\right) \times R_{1}<V_{t h}(\min .)
$$

(For $\mathrm{Ta}=25^{\circ} \mathrm{C}$, i 2 (max.) is $1 \mu \mathrm{~A}$ and V th (min.) is 0.8 V .)

[2. When INH is in "H" status (the transistor is on)]
When 5 V are applied to INH and the input current is $1 \mu \mathrm{~A}$ (max.), the input impedance of INH , $r$, can be determined as follows:

$$
r=\frac{5 \mathrm{~V}}{1 \mu \mathrm{~A}}
$$

## CHAPTER 5 MB3793 Applications

Assuming that IR stands for the combined resistance of $R_{1}$ and $r, R_{\text {ec }}$ for the $O N$ resistance of the transistor, and $V_{\text {th }}$ (max.) for the maximum threshold of $I N H$, the value of $R_{1}$ should be chosen so that it meets the following requirement:

$$
\frac{\mathrm{IR}}{\mathrm{IR}+\mathrm{R}_{\mathrm{ec}}}>\mathrm{V}_{\mathrm{th}}(\text { max. })
$$

(For $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {th }}$ (max.) is 3.5 V and r is approximately $5 \mathrm{M} \Omega$.)


Tip:
As there is little leakage from INH, it is also possible to directly connect $\operatorname{INH}$ and the microcomputer. However, an open drain can not be used.

### 5.8 Equivalent circuits for the use as input/output unit of the MB3793

The following are equivalent circuits for the use as input/output unit for the MB3793.

■ Equivalent circuits for the use as input/output unit of the MB3793


## CHAPTER 5 MB3793 Applications

## Note:

Circuits that are marked with a current symbol in the chart below are constant current circuits of current mirror type that use PNP transistors.


### 5.9 Circuits for measuring the electric characteristics of the MB3793-42

This section describes circuits for measuring the electric characteristics of the MB3793-42.

■ Circuits for measuring the electric characteristics of the MB3793-42

| $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}(\mathrm{MB3793-42}) \quad \mathrm{Ta}=25^{\circ} \mathrm{C} \quad \mathrm{C}_{\mathrm{TP}}=0.1 \mu \mathrm{~F} \quad \mathrm{C}_{\text {TW }}=0.01 \mu \mathrm{~F}$ |  |
| :---: | :---: |
| <Current $\mathrm{I}_{\mathrm{CC} 1}$ from the power supply> | <Power ICC2 from the power supply> |
| <Detection voltage $\mathrm{V}_{\mathrm{SL}} / \mathrm{V}_{\mathrm{SH}} / \mathrm{V}_{\mathrm{SHYS}}$ > | $<$ Input current $\mathrm{I}_{\mid \mathrm{H}}>$ |
| <Threshold voltage for input inhibition Vth ${ }_{1 N}$ > | $<$ input current $\mathrm{I}_{\mathrm{H}}>$ |


| $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ (MB3793-42) $\quad \mathrm{Ta}=25^{\circ} \mathrm{C} \quad \mathrm{C}_{\mathrm{TP}}=0.1 \mu \mathrm{~F} \quad \mathrm{C}_{\mathrm{TW}}=0.01 \mu \mathrm{~F}$ |  |
| :---: | :---: |
| <Input current IIL> | <Reset output voltage $\mathrm{V}_{\mathrm{CH}}$ > |
| <Reset output voltage $\mathrm{V}_{\mathrm{CL}}$ > | <Minimum voltage of the reset output for the power supply $\mathrm{V}_{\mathrm{CCL}}{ }^{\text {> }}$ |
| <Hold time $t_{P R}$ for a power-ON reset> | <Monitoring time $t_{W P}$ of the watchdog timer> <Reset time $t_{W R}$ for monitoring with the watchdog timer> |
| <Pulse width tckw of the CK input> | <Transition time of the reset output $\mathrm{t}_{\mathrm{TLH}}>$ |

## INDEX

A input/output unit ..... 53, 74, 115
alarm ..... 76
analog switch ..... 77
B
backup ..... 92
battery ..... 76, 88
C
calculation ..... 15
capacitance ..... 80, 95
caution ..... 65, 66
charge ..... 86, 88, 94
CK input circuit unit ..... 61
clock timing ..... 106
Comp. A ..... 2, 8
Comp. B ..... 5, 9
comparator ..... 69
comparison ..... 101
current consumption ..... 83
D
delayed trigger ..... 37, 57
detecting low voltage ..... 45
E
electric characteristic ..... 117
equation ..... 30, 56, 59
equivalent circuit ..... 53, 74, 115
excess voltage ..... 45
external circuit ..... 113
external fine-tuning type ..... 30, 31, 56
F
fluctuation ..... 59
Hhandling unused terminal48, 71, 98, 110
hysteresis characteristic $2,5,8,9,17,19,24$
I
input current ..... 83
input pulse width ..... 90
L
latch ..... 69
limiting fmax. ..... 108, 109
M
malfunction ..... 11, 12, 17, 19
meaning of the values A to D ..... 104
monitoring $32,33,35,36,37,39,41,43,57,112$
N
negative power supply ..... 39
0
output delay time ..... 95
output fluctuation ..... 22
P
power drop ..... 70
power protection ..... 96
power supply ..... 79, 81, 112
power voltage ... $11,12,17,19,32,33,35,36,37,57$primary battery83, 86
programmable zener ..... 14
QQ\&A$26,49,72,99$
R
reference voltage ..... 41,43
reset output ..... 46
reset pulse width. ..... 85
resetting reduced voltage ..... 15
S
search ..... 11, 12, 17, 19
secondary battery ..... 86, 94
super capacitor ..... 92
T
terminal CT ..... 80
troubleshoot. ..... 21

## INDEX

## V

voltage detection level......................................... 79
voltage drop .................................................41, 43
VOUT terminal ..................................................... 96

## w

warning remark
96
watch-dog timer
$62,64,65,66,70$

FUJITSU SEMICONDUCTOR • ASSP MANUAL
ICS FOR MONITORING POWER VOLTAGE
POWER SUPPLY ASSP
APPLICATION NOTES

April 1999 the first edition
Published FUJITSU LIMITED Electronic Devices

Edited Technical Communication Dept.

