

**DESCRIPTION**

The M74HC373 is a semiconductor integrated circuit consisting of eight D-type latches with 3-state outputs, common latch-enable input and output-enable input.

**FEATURES**

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 13ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 15 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim+85^\circ\text{C}$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**



Use of silicon gate technology allows the M74HC373 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS373.

The M74HC373 consists of eight D-type latches with latch-enable input LE and output-enable input OE common to all circuits.

When LE is high, the signals of data input D will go through the latch and be output to Q. When the state of D changes, the state of Q will also change. When LE changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when LE is low, the contents stored in the latch will not be affected.

When OE is high, all outputs Q will become high-impedance state.

**LOGIC DIAGRAM****PIN CONFIGURATION (TOP VIEW)**

Outline 20P4  
20P2V

A version of the M74HC373 with the same pin connections and an inverted output, the M74HC533, is also available.

**FUNCTION TABLE (Note 1)**

Inputs		Output	
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q^0$
H	X	X	Z

Note 1 :  $Q^0$  : Output state Q before LE changed

Z : High impedance

X : Irrelevant

**OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH****ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40\sim+85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.5~+7.0	V
$V_I$	Input voltage		-0.5~ $V_{CC}+0.5$	V
$V_O$	Output voltage		-0.5~ $V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{STG}$	Storage temperature range		-65~+150	$^\circ\text{C}$

Note 2 : M74HC373DWP,  $T_a = -40\sim+80^\circ\text{C}$  and  $80\sim85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$ **RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40\sim+85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{OPR}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	$V_{CC} = 2.0\text{V}$	0		1000	
	$V_{CC} = 4.5\text{V}$	0		500	ns
	$V_{CC} = 6.0\text{V}$	0		400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit
			25°C		-40~+85°C			
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC}=0.1\text{V}$ $I_O = 20\mu\text{A}$	2.0	1.5		1.5		V
			4.5	3.15		3.15		
			6.0	4.2		4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC}=0.1\text{V}$ $I_O = 20\mu\text{A}$	2.0		0.5		0.5	V
			4.5		1.35		1.35	
			6.0		1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9	
			$I_{OH} = -6.0\text{mA}$	4.5	4.18		4.13	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = -7.8\text{mA}$	6.0	5.68		5.63	V
			$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0		0.1		1.0	$\mu\text{A}$
			6.0		-0.1		-1.0	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0		0.5		5.0	$\mu\text{A}$
			6.0		-0.5		-5.0	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0		0.5		5.0	$\mu\text{A}$
			6.0		-0.5		-5.0	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0		0.5		5.0	$\mu\text{A}$
			6.0		-0.5		-5.0	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu\text{A}$	6.0		4.0		40.0	$\mu\text{A}$

**OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH****SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V$ ,  $T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time			10		ns
$t_{THL}$	Low-level to high-level and high-level to low-level output transition time			10		ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $D - Q$ )	$C_L = 50pF$ (Note 4)		25		ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $D - Q$ )			25		ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $LE - Q$ )			30		ns
$t_{PLZ}$	Output disable time from low-level and high-level ( $OE - Q$ )	$C_L = 5 pF$ (Note 4)		25		ns
$t_{PHZ}$	Output enable time to low-level and high-level ( $OE - Q$ )	$C_L = 50pF$ (Note 4)		25		ns
$t_{PZL}$	Output enable time to low-level and high-level ( $OE - Q$ )			28		ns
$t_{PZH}$	Output enable time to low-level and high-level ( $OE - Q$ )			28		ns

## OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits				Unit
			$V_{CC}(V)$	25°C	-40~+85°C	Min	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0	60	75		ns
			4.5	12	15		
			6.0	10	13		
		$C_L = 150pF$ (Note 4)	2.0	60	75		
			4.5	12	15		
			6.0	10	13		
$t_{PLH}$	Output propagation time ( $D \rightarrow Q$ )	$C_L = 50pF$ (Note 4)	2.0	150	189		ns
			4.5	30	38		
			6.0	26	32		
		$C_L = 150pF$ (Note 4)	2.0	150	189		
			4.5	30	38		
			6.0	26	32		
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\bar{Q} \rightarrow Q$ )	$C_L = 50pF$ (Note 4)	2.0	200	252		ns
			4.5	40	50		
			6.0	34	43		
		$C_L = 150pF$ (Note 4)	2.0	200	252		
			4.5	40	50		
			6.0	34	43		
$t_{PLH}$	Output disable time from low-level and high-level ( $\bar{OE} \rightarrow Q$ )	$C_L = 50pF$ (Note 4)	2.0	175	221		ns
			4.5	35	44		
			6.0	30	37		
		$C_L = 150pF$ (Note 4)	2.0	175	221		
			4.5	35	44		
			6.0	30	37		
$t_{PHL}$	Output enable time to low-level and high-level ( $OE \rightarrow Q$ )	$C_L = 50pF$ (Note 4)	2.0	225	284		ns
			4.5	45	57		
			6.0	38	48		
		$C_L = 150pF$ (Note 4)	2.0	225	284		
			4.5	45	57		
			6.0	38	48		
$t_{PLZ}$	Output disable time from low-level and high-level ( $\bar{OE} \rightarrow Z$ )	$C_L = 50pF$ (Note 4)	2.0	150	189		ns
			4.5	30	38		
			6.0	26	32		
		$C_L = 150pF$ (Note 4)	2.0	150	189		
			4.5	30	38		
			6.0	26	32		
$t_{PZL}$	Output enable time to low-level and high-level ( $OE \rightarrow Z$ )	$C_L = 50pF$ (Note 4)	2.0	150	189		ns
			4.5	30	38		
			6.0	26	32		
		$C_L = 150pF$ (Note 4)	2.0	150	189		
			4.5	30	38		
			6.0	26	32		
$t_{PZH}$	Output disable time from low-level and high-level ( $\bar{Q} \rightarrow Z$ )	$C_L = 50pF$ (Note 4)	2.0	150	189		ns
			4.5	30	38		
			6.0	26	32		
		$C_L = 150pF$ (Note 4)	2.0	200	252		
			4.5	40	50		
			6.0	34	43		
$C_I$	Input capacitance					10	pF
		$OE = V_{CC}$				15	
						15	
$C_{PD}$ Power dissipation capacitance (Note 3)						57	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per latch)  
The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$$

## OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			$V_{CC}(V)$	Min	Typ	Max	Min	Max
$t_w$	Latch enable pulse width		2.0	80			101	
			4.5	16			20	
			6.0	14			17	
$t_{su}$	D setup time with respect to LE		2.0	75			90	
			4.5	15			18	
			6.0	13			16	
$t_h$	D hold time with respect to LE		2.0	50			60	
			4.5	10			12	
			6.0	9			11	

Note 4 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PHZ}$	Closed	Open
$t_{PZL}$	Open	Open
$t_{PZH}$	Open	Closed

(1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$ (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

## TIMING DIAGRAM

