

# M5M5278DP,J,FP,VP-20V,-25V

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parameter limits are subject to change.

## DESCRIPTION

The M5M5278D is a family of 32768-word by 8-bit static RAMs, fabricated with the high-performance CMOS silicon-gate MOS process and designed for high-speed application. These devices operate on a single 3.3V supply, and are directly TTL compatible. They include a power-down feature as well.

## FEATURES

- Fast access time M5M5278DP,J,FP,VP-20V ..... 20ns(max)  
 M5M5278DP,J,FP,VP-25V ..... 25ns(max)
- Low power dissipation Active ..... 132mW(typ)  
 Stand-by ..... 330 μW(typ)
- Power down by  $\bar{S}$
- Single 3.3V power supply
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- Easy memory expansion by chip-select ( $\bar{S}$ ) input
- Output enable ( $\bar{OE}$ ) prevents data contention in the I/O bus
- All address inputs are changeable with each other

## APPLICATION

High-speed memory system

## FUNCTION

A write operation is executed during the  $\bar{S}$  low, and  $\bar{W}$  low overlap time. In this period, address signals must be stable. When  $\bar{W}$  is low, the DQ terminals is maintained in the high impedance state.

In a read operation, after setting  $\bar{W}$  to high,  $\bar{S}$  to low, and  $\bar{OE}$  to low, if the address signals are stable, the data is available at the DQ terminals.

When  $\bar{S}$  is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Setting  $\bar{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.



Signal  $\bar{S}$  controls the power-down feature. When  $\bar{S}$  goes high, power dissipation is reduced extremely. The access time from  $\bar{S}$  is equivalent to the address access time.

## MODE SELECTION

| $\bar{S}$ | $\bar{W}$ | $\bar{OE}$ | Mode          | Data input/output | Icc      |
|-----------|-----------|------------|---------------|-------------------|----------|
| H         | X         | X          | Non selection | High-impedance    | Stand-by |
| L         | L         | X          | Write         | Din               | Active   |
| L         | H         | L          | Read          | Dout              | Active   |
| L         | H         | H          |               | High-impedance    | Active   |


H:VIH L:VIL X:VIH or VIL

## PIN CONFIGURATION (TOP VIEW)



MITSUBISHI LSIs  
**M5M5278DP, J, FP, VP-20V, -25V**

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM



MITSUBISHI LSIs  
**M5M5278DP,J,FP,VP-20V,-25V**

**262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM**

**ABSOLUTE MAXIMUM RATINGS**

| Symbol                 | Parameter                  | Conditions          | Ratings   | Unit |
|------------------------|----------------------------|---------------------|-----------|------|
| V <sub>cc</sub>        | Supply voltage             | With respect to GND | -3.5~-7   | V    |
| V <sub>i</sub>         | Input voltage              |                     | -3.5~-7   | V    |
| V <sub>o</sub>         | Output voltage             |                     | -3.5~-7   | V    |
| P <sub>d</sub>         | Maximum power dissipation  |                     | 1         | W    |
| T <sub>opr</sub>       | Operating temperature      |                     | 0 ~ 70    | °C   |
| T <sub>stg(bias)</sub> | Storage temperature (bias) |                     | -10 ~ 85  | °C   |
| T <sub>stg</sub>       | Storage temperature        |                     | -65 ~ 150 | °C   |

\* Pulse width ≤ 10ns. In case of DC: - 0.5V

**DC ELECTRICAL CHARACTERISTICS ( Ta = 0~70°C, V<sub>cc</sub>=3.3V±10%, unless otherwise noted )**

| Symbol           | Parameter                           | Test conditions  | Limits  |     |                      | Unit |
|------------------|-------------------------------------|--|---|-----|----------------------|------|
|                  |                                     |  | Min   | Typ | Max                  |      |
| V <sub>IH</sub>  | High - level input voltage          |  | 2.0   |     | V <sub>cc</sub> +0.3 | V    |
| V <sub>IL</sub>  | Low - level input voltage           |  | -0.3*   |     | 0.8                  | V    |
| V <sub>OH</sub>  | High - level output voltage         | I <sub>OH</sub> = - 4mA  | 2.4   |     |                      | V    |
| V <sub>OL</sub>  | Low - level output voltage          | I <sub>OL</sub> = 8mA  |   |     | 0.4                  | V    |
| I <sub>i</sub>   | Input current                       | V <sub>i</sub> = 0~V <sub>cc</sub>   |   |     | 2                    | μA   |
| I <sub>oz</sub>  | Off-state output current            | V <sub>i(s)</sub> = V <sub>IH</sub> , V <sub>o</sub> = 0~V <sub>cc</sub>   |   |     | 10                   | μA   |
| I <sub>cc1</sub> | Supply current from V <sub>cc</sub> | V <sub>i(s)</sub> = V <sub>IL</sub><br>Output open   | AC(20ns cycle)  |     | 70                   | mA   |
|                  |                                     |  | AC(25ns cycle)  |     | 65                   |      |
|                  |                                     |  | DC  | 40  | 45                   |      |
| I <sub>cc2</sub> | Stand-by current                    | V <sub>i(s)</sub> = V <sub>IH</sub>  | AC(25ns cycle)  |     | 20                   | mA   |
|                  |                                     |  | Other V <sub>i</sub> ≥ V <sub>IH</sub> or ≤ V <sub>IL</sub> |     | 10                   |      |
| I <sub>cc3</sub> | Stand-by current                    | V <sub>i(s)</sub> = V <sub>cc</sub> - 0.2V<br>Other V <sub>i</sub> ≤ 0.2V<br>or V <sub>i</sub> ≥ V <sub>cc</sub> -0.2V |   |     | 100                  | μA   |

Note 1. Current flow into an IC is positive, out is negative.

\* - 3.0V in case of AC (Pulse width ≤ 10ns)

**CAPACITANCE**

| Symbol         | Parameter          | Test conditions  | Limits |     |     | Unit |
|----------------|--------------------|--|--------|-----|-----|------|
|                |                    |  | Min    | Typ | Max |      |
| C <sub>i</sub> | Input capacitance  | V <sub>i</sub> = GND, V <sub>i</sub> = 25mVrms, f=1MHz |        |     | 5+  | pF   |
| C <sub>o</sub> | Output capacitance | V <sub>o</sub> = GND, V <sub>o</sub> = 25mVrms, f=1MHz |        |     | 7+  | pF   |

\* C<sub>i</sub>,C<sub>o</sub> are periodically sampled and are not 100% tested.

**AC ELECTRICAL CHARACTERISTICS ( Ta = 0~70°C, V<sub>cc</sub>=3.3V±10%, unless otherwise noted )**

**(1) MEASUREMENT CONDITIONS**

Input pulse levels ..... V<sub>IH</sub> = 3.0V, V<sub>IL</sub> = 0V  
 Input rise and fall time ..... 3ns  
 Input timing reference levels ..... V<sub>IH</sub> = 1.5V, V<sub>IL</sub> = 1.5V  
 Output timing reference levels ..... V<sub>OH</sub> = 1.5V, V<sub>OL</sub> = 1.5V  
 Output loads ..... Fig1, Fig2




Fig.1 Output load




Fig.2 Output load for ten, tdis

MITSUBISHI LSIs  
**M5M5278DP,J,FP,VP-20V,-25V**


**262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM**

**(2) READ CYCLE**


| Symbol               | Parameter                                      | Limits       |     |              |     | Unit |
|----------------------|--|--------------|-----|--------------|-----|------|
|                      |  | M5M5278D-20V |     | M5M5278D-25V |     |      |
|                      |  | Min          | Max | Min          | Max |      |
| t <sub>CR</sub>      | Read cycle time                                | 20           |     | 25           |     | ns   |
| t <sub>a(A)</sub>    | Address access time                            |              | 20  |              | 25  | ns   |
| t <sub>a(S)</sub>    | Chip select access time                        |              | 20  |              | 25  | ns   |
| t <sub>a(OE)</sub>   | Output enable access time                      |              | 10  |              | 12  | ns   |
| t <sub>v(A)</sub>    | Data valid time after address change           | 3            |     | 5            |     | ns   |
| t <sub>en(S)</sub>   | Output enable time after $\overline{S}$ low    | 3            |     | 5            |     | ns   |
| t <sub>dis(S)</sub>  | Output disable time after $\overline{S}$ high  | 0            | 8   | 0            | 10  | ns   |
| t <sub>en(OE)</sub>  | Output enable time after $\overline{OE}$ low   | 0            |     | 0            |     | ns   |
| t <sub>dis(OE)</sub> | Output disable time after $\overline{OE}$ high | 0            | 8   | 0            | 10  | ns   |
| t <sub>PU</sub>      | Power-up time after chip selection             | 0            |     | 0            |     | ns   |
| t <sub>PD</sub>      | Power-down time after chip deselection         |              | 20  |              | 25  | ns   |

**(3) TIMING DIAGRAMS FOR READ CYCLE**

**Read cycle 1 <  $\overline{W}=H, \overline{S}=L$  >**




**Read cycle 2 <  $\overline{W}=H$  > (Note 2)**



Note 2. Address valid prior to or coincident with  $\overline{S}$  transition low.  
3. Transition is measured  $\pm 500\text{mV}$  from steady state voltage with specified loading in Figure 2.

**Read cycle 3 <  $\overline{W}=H, \overline{S}=L$  > (Note 4)**



Note 4. Address and  $\overline{S}$  valid prior to  $\overline{OE}$  transition low by  $(t_{a(A)} - t_{a(OE)})$ ,  $(t_{a(S)} - t_{a(OE)})$ .

MITSUBISHI LSIs  
**M5M5278DP, J, FP, VP-20V, -25V**


262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

**(4) WRITE CYCLE**

| Symbol         | Parameter                                      | Limits       |     |              |     | Unit |
|----------------|--|--------------|-----|--------------|-----|------|
|                |  | M5M5278D-20V |     | M5M5278D-25V |     |      |
|                |  | Min          | Max | Min          | Max |      |
| $t_{cw}$       | Write cycle time                               | 20           |     | 25           |     | ns   |
| $t_{su}(S)$    | Chip select setup time                         | 15           |     | 20           |     | ns   |
| $t_{su}(A)1$   | Address setup time 1 ( $\overline{W}$ CONTROL) | 0            |     | 0            |     | ns   |
| $t_{su}(A)2$   | Address setup time 2 ( $\overline{S}$ CONTROL) | 0            |     | 0            |     | ns   |
| $t_w(W)$       | Write pulse width                              | 15           |     | 20           |     | ns   |
| $t_{rec}(W)$   | Write recovery time                            | 0            |     | 0            |     | ns   |
| $t_{su}(D)$    | Data setup time                                | 8            |     | 10           |     | ns   |
| $t_h(D)$       | Data hold time                                 | 0            |     | 0            |     | ns   |
| $t_{dis}(W)$   | Output disable time after $\overline{W}$ low   | 0            | 8   | 0            | 10  | ns   |
| $t_{en}(W)$    | Output enable time after $\overline{W}$ high   | 0            |     | 0            |     | ns   |
| $t_{su}(A-WH)$ | Address to $\overline{W}$ high                 | 15           |     | 20           |     | ns   |
| $t_{en}(OE)$   | Output enable time after $\overline{OE}$ low   | 0            |     | 0            |     | ns   |
| $t_{dis}(OE)$  | Output disable time after $\overline{OE}$ high | 0            | 8   | 0            | 10  | ns   |

**(5) TIMING DIAGRAMS FOR WRITE CYCLE**

**Write cycle 1 ( $\overline{W}$  control mode)**




Note 5. Hatching indicates the state is don't care.

MITSUBISHI LSIs  
**M5M5278DP,J,FP,VP-20V,-25V**

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

**Write cycle 2 ( $\overline{S}$  control mode)**



Note 6. When the falling edge of  $\overline{W}$  is simultaneous or prior to the falling edge of  $\overline{S}$ , the output is maintained in the high impedance.

7.  $t_{en}$ ,  $t_{dis}$  are periodically sampled and are not 100% tested.