

# MITSUBISHI LSIs

# M5M44100CJ, TP-5, -6, -7, -5S, -6S, -7S

**FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM**

## DESCRIPTION

This is a family of 4194304-word by 1-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer metalization process technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities. Self or extended refresh current is low enough for battery back-up application.

## FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M44100CXX-5,-5S	50	13	25	90	500
M5M44100CXX-6,-6S	60	15	30	110	400
M5M44100CXX-7,-7S	70	20	35	130	350

XX=J,TP

- Standard 26pin SOJ, 26pin TSOP (II)
- Single 5V±10% supply
- Low stand-by power dissipation
  - CMOS Input level ..... 5.5mW (Max)
  - CMOS Input level ..... 550µW (Max)\*
- Operating power dissipation
  - M5M44100Cxx-5,-5S ..... 687.5mW (Max)
  - M5M44100Cxx-6,-6S ..... 550.0mW (Max)
  - M5M44100Cxx-7,-7S ..... 467.5mW (Max)
- Self refresh capability\*
  - Self refresh current ..... 120µA(Max)
- Extended refresh capability
  - Extended refresh current ..... 120µA(Max)
- Fast-page mode(2048-column random access), Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities.
- Early-write operation gives common I/O capability.
- 1024 refresh cycles every 16.4ms (A<sub>0</sub>~A<sub>9</sub>)
- 1024 refresh cycles every 128ms (A<sub>0</sub>~A<sub>9</sub>)\*
- 16-bit parallel test mode capability
  - \* : Applicable to self refresh version (M5M44100CJ,TP-5S,-6S,-7S : option) only


## APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


## PIN DESCRIPTION

Pin name	Function
A <sub>0</sub> ~A <sub>10</sub>	Address inputs
D	Data input
Q	Data output
$\overline{\text{RAS}}$	Row address strobe input
$\overline{\text{CAS}}$	Column address strobe input
$\overline{\text{W}}$	Write control input
Vcc	Power supply (+5V)
Vss	Ground (0V)

## PIN CONFIGURATION (TOP VIEW)



Outline 26P0J(300mil SOJ)



Outline 26P3Z-E(300mil TSOP)

NC:NO CONNECTION

# M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM

### FUNCTION


In addition to normal read, write, and read-modify-write operations the M5M44100CJ,TP provide a number of other functions, e. g.,

fast page mode,  $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs						Output	Refresh	Remark
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Fast page mode identical
Write (Early write)	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Write (Delayed write)	ACT	ACT	ACT	VLD	APD	APD	IVD	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
$\overline{\text{RAS}}$ only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
CAS before $\overline{\text{RAS}}$ (Extended*) refresh	ACT	ACT	NAC	DNC	DNC	DNC	OPN	YES	
Self refresh*	ACT	ACT	NAC	DNC	DNC	DNC	OPN	YES	
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open



**M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S****FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-1~7	V
V <sub>I</sub>	Input voltage		-1~7	V
V <sub>O</sub>	Output voltage		-1~7	V
I <sub>O</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25°C	1000	mW
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		-65~150	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub>=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage, all inputs	2.4		6.5	V
V <sub>IL</sub>	Low-level input voltage, all inputs	-2.0		0.8	V

Note 1 : All voltage values are with respect to V<sub>SS</sub>.**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub>=0~70°C, V<sub>CC</sub>=5V ±10%, V<sub>SS</sub>=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> =-5mA	2.4		V <sub>CC</sub>	V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> =4.2mA	0		0.4	V	
I <sub>OZ</sub>	Off-state output current	Q floating, 0V V <sub>OUT</sub> 5.5V	-10		10	μA	
I <sub>I</sub>	Input current	0V V <sub>IN</sub> +6.5V, Other inputs pins=0V	-10		10	μA	
I <sub>CC1</sub> (AV)	Average supply current from V <sub>CC</sub> , operating (Note 3,4,5)	M5M44100C-5,-5S	RAS, CAS cycling trc=twc=min. output open			125	mA
		M5M44100C-6,-6S				100	
		M5M44100C-7,-7S				85	
I <sub>CC2</sub> (AV)	Supply current from V <sub>CC</sub> , stand-by (Note 6)	RAS= CAS =V <sub>IH</sub> , output open			2	mA	
		RAS= CAS V <sub>CC</sub> -0.5V output open			1.0 0.1*		
I <sub>CC3</sub> (AV)	Average supply current from V <sub>CC</sub> , RAS only refresh mode (Note 3,5)	M5M44100C-5,-5S	RAS cycling, CAS= V <sub>IH</sub> trc=min. output open			125	mA
		M5M44100C-6,-6S				100	
		M5M44100C-7,-7S				85	
I <sub>CC4</sub> (AV)	Average supply current from V <sub>CC</sub> , Fast Page Mode (Note 3,4,5)	M5M44100C-5,-5S	RAS=V <sub>IL</sub> , CAS cycling tpc=min. output open			105	mA
		M5M44100C-6,-6S				85	
		M5M44100C-7,-7S				75	
I <sub>CC6</sub> (AV)	Average supply current from V <sub>CC</sub> , CAS before RAS refresh mode (Note 3,5)	M5M44100C-5,-5S	CAS before RAS refresh cycling trc=min. output open			105	mA
		M5M44100C-6,-6S				85	
		M5M44100C-7,-7S				75	
I <sub>CC8</sub> (AV)*	Average supply current from V <sub>CC</sub> , Extended-Refresh mode (Note 6)	RAS cycling CAS 0.2V or CAS before RAS refresh cycling RAS 0.2V or V <sub>CC</sub> -0.2V CAS 0.2V or V <sub>CC</sub> -0.2V W 0.2V(Except for RAS falling edge) or V <sub>CC</sub> -0.2V A <sub>0</sub> ~A <sub>10</sub> 0.2V or V <sub>CC</sub> -0.2V, Q=open trc=125μs, tras=trasmin~1μs			120	μA	
I <sub>CC9</sub> (AV)*	Average supply current from V <sub>CC</sub> , Self-Refresh mode (Note 6)	RAS=CAS 0.2V output open			120	μA	

Note 2: Current flowing into an IC is positive, out is negative.

3: I<sub>CC1</sub> (AV), I<sub>CC3</sub> (AV), I<sub>CC4</sub> (AV) and I<sub>CC6</sub> (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4: I<sub>CC1</sub> (AV) and I<sub>CC4</sub> (AV) are dependent on output loading. Specified values are obtained with the output open.5: Column address can be changed once or less while RAS=V<sub>IL</sub> and CAS=V<sub>IH</sub>

MITSUBISHI LSIs

# M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM

### CAPACITANCE (Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
CI (A)	Input capacitance, address inputs	Vi=Vss			5	pF
CI (CLK)	Input capacitance, clock inputs	f=1MHz			7	pF
CI (D)	Input capacitance, data input	Vi=25mVrms			7	pF
Co	Output capacitance	Vo=Vss, f=1MHz, Vi=25mVrms			7	pF

### SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc = 5V±10%, Vss=0V, unless otherwise noted, see notes 6,13,14)

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tCAC	Access time from CAS (Note 7,8)		13		15		20	ns
tRAC	Access time from RAS (Note 7,9)		50		60		70	ns
tAA	Column address access time (Note 7,10)		25		30		35	ns
tCPA	Access time from CAS precharge (Note 7,11)		30		35		40	ns
tCLZ	Output low impedance time from CAS low (Note 7)	5		5		5		ns
tOFF	Output disable time after CAS high (Note 12)		13		15		20	ns

Note 6: An initial pause of 200µs is required after power-up followed by a minimum of eight initialization cycles (RAS-only refresh or CAS before RAS refresh cycles).

Note the RAS may be cycled during the initial pause. And 8 initialization cycles are required after prolonged periods (greater than tREF(max)) of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 2TTL loads and 100pF.

8: Assumes that tRCD tRCD(max) and tASC tASC(max).

9: Assumes that tRCD tRCD(max) and tRAD tRAD(max). If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC will increase by amount that tRCD or tRAD exceeds the value shown.

10: Assumes that tRAD tRAD(max) and tASC tASC(max).

11: Assumes that tCP tCP(max) and tASC tASC(max).

12: tOFF(max) defines the time at which the output achieves the high impedance state (IOUT | ±10µA |) and is not reference to VOH(min) or VOL(max).

### TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted, see notes 6,13,14)

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tREF	Refresh cycle time		16.4		16.4		16.4	ms
tREF	Refresh cycle time*		128		128		128	ms
tRP	RAS high pulse width	30		40		50		ns
tRCD	Delay time, RAS low to CAS low (Note 15)	18	37	20	45	20	50	ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
tCPN	CAS high pulse width	10		10		10		ns
tRAD	Column address delay time from RAS low (Note 16)	13	25	15	30	15	35	ns
tASR	Row address setup time before RAS low	0		0		0		ns
tASC	Column address setup time before CAS low (Note 17)	0	7	0	10	0	10	ns
tRAH	Row address hold time after RAS low	8		10		10		ns
tCAH	Column address hold time after CAS low	13		15		15		ns
tT	Transition time (Note 18)	1	50	1	50	1	50	ns

Note 13: The timing requirements are assumed tT=5ns.

14: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

15: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.

16: tRAD(max) is specified as a reference point only. If tRAD tRAD(max) and tASC tASC(max), access time is controlled exclusively by tAA.

17: tASC(max) is specified as a reference point only. If tRCD tRCD(max) and tASC tASC(max), access time is controlled exclusively by tCAC.

18: tT is measured between VIH(min) and VIL(max).

## M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM

## Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRC	Read cycle time	90		110		130		ns
tRAS	$\overline{\text{RAS}}$ low pulse width	50	10000	60	10000	70	10000	ns
tCAS	$\overline{\text{CAS}}$ low pulse width	13	10000	15	10000	20	10000	ns
tCSH	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	50		60		70		ns
tRSH	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	13		15		20		ns
tRCS	Read Setup time before $\overline{\text{CAS}}$ low	0		0		0		ns
tRCH	Read hold time after $\overline{\text{CAS}}$ high (Note 19)	0		0		0		ns
tRRH	Read hold time after $\overline{\text{RAS}}$ high (Note 19)	0		0		0		ns
tRAL	Column address to $\overline{\text{RAS}}$ hold time	25		30		35		ns

Note 19: Either tRCH or tRRH must be satisfied for a read cycle.

## Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tWC	Write cycle time	90		110		130		ns
tRAS	$\overline{\text{RAS}}$ low pulse width	50	10000	60	10000	70	10000	ns
tCAS	$\overline{\text{CAS}}$ low pulse width	13	10000	15	10000	20	10000	ns
tCSH	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	50		60		70		ns
tRSH	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	13		15		20		ns
twCS	Write setup time before $\overline{\text{CAS}}$ low (Note 21)	0		0		0		ns
twCH	Write hold time after $\overline{\text{CAS}}$ low	8		10		15		ns
tcWL	$\overline{\text{CAS}}$ hold time after $\overline{\text{W}}$ low	13		15		20		ns
trWL	$\overline{\text{RAS}}$ hold time after $\overline{\text{W}}$ low	13		15		20		ns
tWP	Write pulse width	8		10		15		ns
tDS	Data setup time before $\overline{\text{CAS}}$ low or $\overline{\text{W}}$ low	0		0		0		ns
tDH	Data hold time after $\overline{\text{CAS}}$ low or $\overline{\text{W}}$ low	8		10		15		ns

## Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
trWC	Read write/read modify write cycle time (Note 20)	108		130		155		ns
tRAS	$\overline{\text{RAS}}$ low pulse width	68	10000	80	10000	95	10000	ns
tCAS	$\overline{\text{CAS}}$ low pulse width	31	10000	35	10000	45	10000	ns
tCSH	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	68		80		95		ns
tRSH	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	31		35		45		ns
tRCS	Read setup time before $\overline{\text{CAS}}$ low	0		0		0		ns
tcWD	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (Note 21)	13		15		20		ns
trWD	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (Note 21)	50		60		70		ns
tAWD	Delay time, address to $\overline{\text{W}}$ low (Note 21)	25		30		35		ns
tcWL	$\overline{\text{CAS}}$ hold time after $\overline{\text{W}}$ low	13		15		20		ns
trWL	$\overline{\text{RAS}}$ hold time after $\overline{\text{W}}$ low	13		15		20		ns
tWP	Write pulse width	8		10		15		ns
tDS	Data setup time before $\overline{\text{CAS}}$ low or $\overline{\text{W}}$ low	0		0		0		ns
tDH	Data hold time after $\overline{\text{CAS}}$ low or $\overline{\text{W}}$ low	8		10		15		ns

Note 20: trWC is specified as  $\text{trWC}(\text{min}) = \text{trAC}(\text{max}) + \text{trWL}(\text{min}) + \text{trP}(\text{min}) + 3\text{tT}$ .

21: twCS, trWD, tcWD, tAWD and tCPWD are specified as reference points only. If twCS twCS(min) the cycle is an early write cycle and the data output keeps the high impedance state. If tcWD tcWD(min), trWD trWD(min), tAWD tAWD(min) and tCPWD tCPWD(min) (for fast page mode cycle only), the cycle is a read-modify-write cycle and the data will contain the data read from the selected address. If neither of the above condition (delayed write) is satisfied, the condition of the Q (at access time and until  $\overline{\text{CAS}}$  goes back to VIH) is indeterminate.

## M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM

## Fast page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle) (Note 22)

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tPC	Fast page mode read/write cycle time	35		40		45		ns
tPRWC	Fast page mode read write/read modify write cycle time	53		60		70		ns
tRAS	RAS low pulse width for read or write cycle (Note 23)	85	100000	100	100000	115	100000	ns
tCP	CAS high pulse width (Note 24)	8	12	10	15	10	15	ns
tCPRH	RAS hold time after CAS precharge	30		35		40		ns
tCPWD	Delay time, CAS precharge to W low (Note 21)	30		35		40		ns

Note 22: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

23: tRAS(min) is specified as two cycles of CAS input are performed.

24: tCP(max) is specified as a reference point only.

## CAS before RAS Refresh Cycle, Extended Refresh Cycle\* (Note 25)

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tCSR	CAS setup time before RAS low	5		5		5		ns
tCHR	CAS hold time after RAS low	10		10		15		ns
tRSR	Read setup time before RAS low	10		10		10		ns
tRHR	Read hold time after RAS low	10		10		15		ns
tCAS	CAS low pulse width	20		20		25		ns

Note 25: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

## Self Refresh Cycle\* (Note 26)

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRASS	CBR self refresh RAS low pulse width	100		100		100		μs
tRPS	CBR self refresh RAS high precharge time	90		110		130		ns
tCHS	CBR self refresh CAS hold time	-50		-50		-50		ns
tRSR	Read setup time before RAS low	10		10		10		ns
tRHR	Read hold time after RAS low	10		10		15		ns

## Test Mode Specification (Note 27)

## ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
ICC1 (AV)	Average supply current from Vcc, operating (Note 3,4,5)	M5M44100C-5,-5S	RAS, CAS cycling		145	mA
		M5M44100C-6,-6S	trc=twc=min. output open		115	
		M5M44100C-7,-7S			100	
ICC3 (AV)	Average supply current from Vcc, RAS only refresh mode (Note 3,5)	M5M44100C-5,-5S	RAS cycling, CAS=VIH		145	mA
		M5M44100C-6,-6S	trc=min. output open		115	
		M5M44100C-7,-7S			100	
ICC4 (AV)	Average supply current from Vcc, Fast Page mode (Note 3,4,5)	M5M44100C-5,-5S	RAS=VIL, CAS cycling		120	mA
		M5M44100C-6,-6S	tPC=min. output open		100	
		M5M44100C-7,-7S			85	
ICC6 (AV)	Average supply current from Vcc, CAS before RAS refresh mode (Note 3,5)	M5M44100C-5,-5S	CAS before RAS refresh cycling		120	mA
		M5M44100C-6,-6S	trc=min. output open		100	
		M5M44100C-7,-7S			85	

Note 27: All previously specified electrical characteristics, switching characteristics, and timing requirements are applicable to that of rest mode.

# M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM

### SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted, see notes 6, 13, 14)

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tCAC	Access time from $\overline{\text{CAS}}$ (Note 7, 8)		18		20		25	ns
tRAC	Access time from $\overline{\text{RAS}}$ (Note 7, 9)		55		65		75	ns
tAA	Column address access time (Note 7, 10)		30		35		40	ns
tCPA	Access time from $\overline{\text{CAS}}$ precharge (Note 7, 11)		35		40		45	ns

### TIMING REQUIREMENTS (Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted, see notes 13, 14)

#### Read and Refresh Cycle

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRC	Read cycle time	95		115		135		ns
tRAS	$\overline{\text{RAS}}$ low pulse width	55	10000	65	10000	75	10000	ns
tCAS	$\overline{\text{CAS}}$ low pulse width	18	10000	20	10000	25	10000	ns
tCSH	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	55		65		75		ns
tRSH	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	18		20		25		ns
tRAL	Column address to $\overline{\text{RAS}}$ hold time	30		35		40		ns

#### Read-Write and Read-Modify-Write Cycle

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRWC	Read write/read modify write cycle time (Note 20)	113		135		160		ns
tRAS	$\overline{\text{RAS}}$ low pulse width	73	10000	85	10000	100	10000	ns
tCAS	$\overline{\text{CAS}}$ low pulse width	36	10000	40	10000	50	10000	ns
tCSH	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	73		85		100		ns
tRSH	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	36		40		50		ns
tCWD	Delay time, $\overline{\text{CAS}}$ low $\overline{\text{W}}$ low (Note 21)	18		20		25		ns
tRWD	Delay time, $\overline{\text{RAS}}$ low $\overline{\text{W}}$ low (Note 21)	55		65		75		ns
tAWD	Delay time, address to $\overline{\text{W}}$ low (Note 21)	30		35		40		ns

#### Fast page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle)

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tPC	Fast page mode read/write cycle time	40		45		50		ns
tPRWC	Fast page mode read write/read modify write cycle time	58		65		75		ns
tRAS	$\overline{\text{RAS}}$ low pulse width for read or write cycle (Note 23)	95	200000	110	200000	125	200000	ns
tCPRH	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ precharge	35		40		45		ns
tCPWD	Delay time, $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ low (Note 21)	35		40		45		ns


#### Test Mode Set Cycle

Symbol	Parameter	Limits						Unit
		M5M44100C-5,-5S		M5M44100C-6,-6S		M5M44100C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tWSR	Write setup time before $\overline{\text{RAS}}$ low	10		10		10		ns
tWHR	Write hold time after $\overline{\text{RAS}}$ low	10		10		15		ns

# M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM

### Timing Diagrams (Note 28) Read Cycle



Note 28




Indicates the don't care input.  
 $V_{IH}(\min)$   $V_{IN}$   $V_{IH}(\max)$  or  $V_{IL}(\min)$   $V_{IN}$   $V_{IL}(\max)$

Indicates the invalid output.

# M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM


### Write Cycle (Early write)



# M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM


### Write Cycle (Delayed write)



# M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM


### Read-Write, Read-Modify-Write Cycle



# M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM

### RAS-only Refresh Cycle (Note 29)




Note 29 : A10 may be  $V_{IH}$  or  $V_{IL}$ . Refresh address : A0(ROW)~A9(ROW)

# M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S


## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM

### CAS before RAS Refresh Cycle, Extended Refresh Cycle\*



**FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM**

**Hidden Refresh Cycle (Read)** (Note 30)




Note 30 : Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.  
 Timing requirements and output state are the same as that of each cycle described above.



MITSUBISHI LSIs  
**M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S**


**FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM**

**Fast Page Mode Write Cycle (Early Write)**



**FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM**


**Fast-Page Mode Write Cycle (Delayed Write)**



# M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM


### Fast Page Mode Read-Write, Read-Modify-Write Cycle



MITSUBISHI LSIs  
**M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM**


**Self Refresh Cycle\*** (Note 26)



# M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM

### Test Mode Set Cycle (Note 31)



Note 31: The cycle is also available for the initialization cycle, but in this case device enters test mode.  
 The test mode function is initiated with a  $\overline{\text{W}}$  and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycle (WCBR cycle) as specified above timing diagram.  
 The test mode function is terminated by either a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ (CBR) refresh or a  $\overline{\text{RAS}}$  only refresh cycle.  
 During the test mode, the device is internally organized as 16-bits wide (256k-bytes deep) for each DQ (input/output) port.  
 No addressing of A10 (both row and column) and A0, A1 (column only) is required.  
 During a write cycle, data on the input pin is written in parallel into all 16-bits.  
 During a read cycle, the each output pin indicates a HIGH state if all 16-bits are equal, and a LOW state if any bits differ.  
 During the test mode operation, a WCBR cycle is used to perform refresh.

FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM

Note 26: Self refresh sequence

Two refreshing methods should be used properly depending on the low pulse width ( $t_{RASS}$ ) of  $\overline{RAS}$  signal during self refresh period.

1. Distributed refresh during Read/Write operation

(A) Timing diagram





Table 2

Read/Write Cycle	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR distributed refresh	$t_{NSD}$ 125µs	$t_{SND}$ 125µs
$\overline{RAS}$ only distributed refresh	$t_{NSD}$ 16µs	$t_{SND}$ 16µs

(B) Definition of distributed refresh



Definition of CBR distributed refresh

(Including extended refresh)

The CBR distributed refresh performs more than 1024 constant period (125µs max.) CBR cycles within 128ms.

Definition of  $\overline{RAS}$  only distributed refresh

All combinations of row address signals ( $A_0$ ~ $A_9$ ) are selected during 1024 constant period (16µs max.)  $\overline{RAS}$  only refresh cycles within 16.4ms.

Note:

Hidden refresh may be used instead of CBR refresh.

$\overline{RAS}/\overline{CAS}$  refresh may be used instead of  $\overline{RAS}$  only refresh.

1.1 CBR distributed refresh

- Switching from read/write operation to self refresh operation.

The time interval from the falling edge of  $\overline{RAS}$  signal in the last CBR refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within  $t_{NSD}$  (shown in table 2).

- Switching from self refresh operation to read/write operation.

The time interval from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the first CBR refresh cycle during read/write operation period should be set within  $t_{SND}$  (shown in table 2)

1.2  $\overline{RAS}$  only distributed refresh

- Switching from read/write operation to self refresh operation.

The time interval  $t_{NSD}$  from the falling edge of  $\overline{RAS}$  signal in the last  $\overline{RAS}$  only refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within 16µs.

- Switching from self refresh operation to read/write operation.


The time interval  $t_{SND}$  from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the first CBR refresh cycle during read/write operation period should be set within 16µs.

# M5M44100CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 4194304-BIT (4194304-WORD BY 1-BIT) DYNAMIC RAM

### 2. Burst refresh during Read/Write operation


#### (A) Timing diagram



**Table 3**

Read/Write Cycle	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR burst refresh	$t_{NSB} 16.4ms$	$t_{SNB} 16.4ms$
RAS only burst refresh	$t_{NSB}+t_{SNB} 16.4ms$	

#### (B) Definition of burst refresh



#### Definition of CBR burst refresh

The CBR burst refresh performs more than 1024 continuous CBR cycles within 16.4ms.

#### Definition of RAS only burst refresh

All combination of row address signals ( $A_0-A_9$ ) are selected during 1024 continuous  $\overline{RAS}$  only refresh cycles within 16.4ms.

#### 2.1 CBR burst refresh

- Switching from read/write operation to self refresh operation.  
The time interval  $t_{NSB}$  from the falling edge of  $\overline{RAS}$  signal in the first CBR refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within 16.4ms.
- Switching from self refresh operation to read/write operation.  
The time interval  $t_{SNB}$  from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the last CBR refresh cycle during read/write operation period should be set within 16.4ms.

#### 2.2 RAS only burst refresh

- Switching from read/write operation to self refresh operation.  
The time interval from the falling edge of  $\overline{RAS}$  signal in the first  $\overline{RAS}$  only refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within  $t_{NSB}$  (shown in table 3).
- Switching from self refresh operation to read / write operation.  
The time interval from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the last  $\overline{RAS}$  only refresh cycle during read/write operation period should be set within  $t_{SNB}$  (shown in table 3).