

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI LSIs

**M5M416400CJ,TP-5,-6,-7,  
-5S,-6S,-7S**

**FAST PAGE MODE 1677216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**DESCRIPTION**

This is a family of 4194304-word by 4-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer metal process combined with twin-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

**FEATURES**

Type Name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M416400CXX-5,-5S	50	13	25	13	90	495
M5M416400CXX-6,-6S	60	15	30	15	110	405
M5M416400CXX-7,-7S	70	20	35	20	130	340

XX=J, TP

- Standard 26 pin SOJ, 26 pin TSOP
- Single 5V ± 10% supply
- Low stand-by power dissipation
  - 5.5mW (Max).....CMOS Input level
  - 2.2mW (Max).....CMOS Input level
- Low operating power dissipation
  - M5M416400Cxx-5,-5S..... 605.0mW (Max)
  - M5M416400Cxx-6,-6S..... 495.0mW (Max)
  - M5M416400Cxx-7,-7S..... 415.0mW (Max)
- Self refresh capability \*
  - self refresh current..... 200.0 μA (Max)
- Fast-page mode, Read-modify-write, RAS-only refresh
- CAS before RAS refresh, Hidden refresh capabilities  
Early-write mode and OE to control output buffer impedance
- All inputs, output TTL compatible and low capacitance
- 4096 refresh cycles every 64ms (A<sub>0</sub> ~ A<sub>11</sub>)
  - \* Applicable to self refresh version (M5M416400CJ,TP-5S,-6S,-7S:option) only


**APPLICATION**

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


**PIN DESCRIPTION**

Pin name	Function
A <sub>0</sub> ~ A <sub>11</sub>	Address inputs
DQ <sub>1</sub> ~ DQ <sub>4</sub>	Data inputs / outputs
RAS	Row address strobe input
CAS	Column address strobe input
W	Write control input
OE	Output enable input
V <sub>CC</sub>	Power supply (+5V)
V <sub>SS</sub>	Ground (0V)

**PIN CONFIGURATION (TOP VIEW)**



Outline 26POD-B (300mil SOJ)



Outline 26P3D-E (300mil TSOP)

**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 16777216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**FUNCTION**


The M5M416400CJ,TP provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., fast page mode,  $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs						Input/Output		Refresh	Remark
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Fast page mode identical
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Write (Delayed write)	ACT	ACT	ACT	DNC	APD	APD	VLD	IVD	YES	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	NAC	ACT	APD	DNC	OPN	VLD	YES	
Self refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, IVD: invalid, APD: applied, OPN: open

**BLOCK DIAGRAM**



**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

# M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S

## FAST PAGE MODE 1677216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-1 ~ 7	V
V <sub>I</sub>	Input voltage		-1 ~ 7	V
V <sub>O</sub>	Output voltage		-1 ~ 7	V
I <sub>O</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	1000	mW
T <sub>opr</sub>	Operating temperature		0 ~ 70	°C
T <sub>stg</sub>	Storage temperature		-65 ~ 150	°C

### RECOMMENDED OPERATING CONDITIONS

(T<sub>a</sub> = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage, all inputs	2.4		5.5	V
V <sub>IL</sub>	Low-level input voltage, all inputs	-1.0**		0.8	V

Note 1: All voltage values are with respect to V<sub>SS</sub>

\*\* : V<sub>IL</sub>(min.) is -2.0V when undershoot width is less than 25ns. (Undershoot width is with respect to V<sub>SS</sub>.)

### ELECTRICAL CHARACTERISTICS

(T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5.0mA	2.4		V <sub>CC</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2mA	0		0.4	V
I <sub>OZ</sub>	Off-state output current	Q floating 0V ≤ V <sub>OUT</sub> ≤ 5.5V	-10		10	μA
I <sub>I</sub>	Input current	0V ≤ V <sub>IN</sub> ≤ 5.5V, Other inputs pins = 0V	-10		10	μA
I <sub>CC1</sub> (AV)	Average supply current from V <sub>CC</sub> , operating (Note 3,4)	M5M416400C-5,-5S	R <sub>AS</sub> , C <sub>AS</sub> cycling		110	mA
		M5M416400C-6,-6S	t <sub>RC</sub> = t <sub>WC</sub> = min.		90	
		M5M416400C-7,-7S	output open		75	
I <sub>CC2</sub>	Supply current from V <sub>CC</sub> , stand-by (Note 5)	R <sub>AS</sub> = C <sub>AS</sub> = V <sub>IH</sub> , output open		2	mA	
		R <sub>AS</sub> = C <sub>AS</sub> ≥ V <sub>CC</sub> - 0.2V		0.5		
I <sub>CC3</sub> (AV)	Average supply current from V <sub>CC</sub> , refreshing (Note 3)	M5M416400C-5,-5S	R <sub>AS</sub> cycling, C <sub>AS</sub> = V <sub>IH</sub>		110	mA
		M5M416400C-6,-6S	t <sub>RC</sub> = min.		90	
		M5M416400C-7,-7S	output open		75	
I <sub>CC4</sub> (AV)	Average supply current from V <sub>CC</sub> , Fast-Page-Mode (Note 3,4)	M5M416400C-5,-5S	R <sub>AS</sub> = V <sub>IL</sub> , C <sub>AS</sub> cycling		80	mA
		M5M416400C-6,-6S	t <sub>PC</sub> = min.		70	
		M5M416400C-7,-7S	output open		60	
I <sub>CC6</sub> (AV)	Average supply current from V <sub>CC</sub> , C <sub>AS</sub> before R <sub>AS</sub> refresh mode (Note 3)	M5M416400C-5,-5S	C <sub>AS</sub> before R <sub>AS</sub> refresh cycling		110	mA
		M5M416100B-6,-6S	t <sub>RC</sub> = min.		90	
		M5M416100B-7,-7S	output open		75	

Note 2: Current flowing into an IC is positive, out is negative.

3: I<sub>CC1</sub>(AV), I<sub>CC3</sub>(AV), I<sub>CC4</sub>(AV) and I<sub>CC6</sub>(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I<sub>CC1</sub>(AV) and I<sub>CC4</sub>(AV) are dependent on output loading. Specified values are obtained with the output open.

**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 16777216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**CAPACITANCE**

(Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>I(A)</sub>	Input capacitance, address inputs	V <sub>I</sub> = V <sub>SS</sub> f = 1MHz V <sub>I</sub> = 25mVrms			5	pF
C <sub>I(OE)</sub>	Input capacitance, $\overline{OE}$ input				7	pF
C <sub>I(W)</sub>	Input capacitance, write control input				7	pF
C <sub>I(RAS)</sub>	Input capacitance, $\overline{RAS}$ input				7	pF
C <sub>I(CAS)</sub>	Input capacitance, $\overline{CAS}$ input				7	pF
C <sub>I/O</sub>	Input/Output capacitance, data ports				8	pF

**SWITCHING CHARACTERISTICS**

(Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted, see notes 5, 12, 13)

Symbol	Parameter	Limits						Unit
		M5M416400C-5,-5S		M5M416400C-6,-6S		M5M416400C-7,-7S		
		Min	Max	Min	Max	Min	Max	
t <sub>CAC</sub>	Access time from $\overline{CAS}$ (Note 6, 7)		13		15		20	ns
t <sub>RAC</sub>	Access time from $\overline{RAS}$ (Note 6, 8)		50		60		70	ns
t <sub>AA</sub>	Column address access time (Note 6, 9)		25		30		35	ns
t <sub>CPA</sub>	Access time from $\overline{CAS}$ precharge (Note 6, 10)		30		35		40	ns
t <sub>OEA</sub>	Access time from $\overline{OE}$ (Note 6)		13		15		20	ns
t <sub>CLZ</sub>	Output low impedance time from $\overline{CAS}$ low (Note 6)	5		5		5		ns
t <sub>OFF</sub>	Output disable time after $\overline{CAS}$ high (Note 11)	0	13	0	15	0	15	ns
t <sub>OEZ</sub>	Output disable time after $\overline{OE}$ high (Note 11)	0	13	0	15	0	15	ns

- Note 5: An initial pause of 500 μs is required after power-up followed by a minimum of eight initialization  $\overline{RAS}$  cycles. The initialization cycles should be done either by  $\overline{RAS}$ -only refresh cycles or by  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles only.  
 Note the  $\overline{RAS}$  may be cycled during the initial pause. And any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles are required after prolonged periods (greater than 64ms) of  $\overline{RAS}$  inactivity before proper device operation is achieved.  
 After the initialization cycles,  $\overline{RAS}$  should be kept either higher than V<sub>IH</sub>(min) or lower than V<sub>IL</sub>(max) except  $\overline{RAS}$  transition time.
- 6: Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 7: Assumes that t<sub>RCD</sub> ≥ t<sub>RCD(max)</sub> and t<sub>ASC</sub> ≥ t<sub>ASC(max)</sub>.
- 8: Assumes that t<sub>RCD</sub> ≤ t<sub>RCD(max)</sub> and t<sub>RAD</sub> ≤ t<sub>RAD(max)</sub>. If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by amount that t<sub>RCD</sub> exceeds the value shown.
- 9: Assumes that t<sub>RAD</sub> ≥ t<sub>RAD(max)</sub> and t<sub>ASC</sub> ≤ t<sub>ASC(max)</sub>.
- 10: Assumes that t<sub>CP</sub> ≤ t<sub>CP(max)</sub> and t<sub>ASC</sub> ≥ t<sub>ASC(max)</sub>.
- 11: t<sub>OFF(max)</sub> and t<sub>OEZ</sub> defines the time at which the output achieves the high impedance state (I<sub>OUT</sub> ≤ |± 10 μA|) and is not reference to V<sub>OH(min)</sub> or V<sub>OL(max)</sub>.

**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 1677216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)**

(Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted, see notes 12, 13)

Symbol	Parameter	Limits						Unit
		M5M416400C-5,-5S		M5M416400C-6,-6S		M5M416400C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tREF	Refresh cycle time		64		64		64	ms
tRP	RAS high pulse width	30		40		50		ns
tRCD	Delay time, RAS low to CAS low (Note 14)	18	37	20	45	20	50	ns
tCRP	Delay time, CAS high to RAS low	10		10		10		ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
tCPN	CAS high pulse width	10		10		10		ns
tRAD	Column address delay time from RAS low (Note 15)	13	25	15	30	15	35	ns
tASR	Row address setup time before RAS low	0		0		0		ns
tASC	Column address setup time before CAS low (Note 16)	0	10	0	10	0	10	ns
tRAH	Row address hold time after RAS low	8		10		10		ns
tCAH	Column address hold time after CAS low	13		15		15		ns
tDZC	Delay time, data to CAS low (Note 17)	0		0		0		ns
tDZO	Delay time, data to OE low (Note 17)	0		0		0		ns
tCDD	Delay time, CAS high to data (Note 18)	13		15		15		ns
tODD	Delay time, OE high to data (Note 18)	13		15		15		ns
tT	Transition time (Note 19)	1	50	1	50	1	50	ns

Note 12: The timing requirements are assumed tT = 5ns.

13: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

14: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA. tRCD(min) is specified as tRCD(min) = tRAH(min) + 2tH + tASC(min).

15: tRAD(max) is specified as a reference point only. If tRAD ≥ tRAD(max) and tASC ≤ tASC(max), access time is controlled exclusively by tAA.

16: tASC(max) is specified as a reference point only. If tRCD ≥ tRCD(max) and tASC ≥ tASC(max), access time is controlled exclusively to tCAC.

17: Either tDZC or tDZO must be satisfied.

18: Either tCDD or tODD must be satisfied.

19: tT is measured between VIH(min) and VIL(max).

**Read and Refresh Cycles**

Symbol	Parameter	Limits						Unit
		M5M416400C-5,-5S		M5M416400C-6,-6S		M5M416400C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRC	Read cycle time	90		110		130		ns
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns
tCAS	CAS low pulse width	13	10000	15	10000	20	10000	ns
tCSH	CAS hold time after RAS low	50		60		70		ns
tRSH	RAS hold time after CAS low	13		15		20		ns
tRCS	Read setup time after CAS high	0		0		0		ns
tRCH	Read hold time after CAS low (Note 20)	0		0		0		ns
tRRH	Read hold time after RAS low (Note 20)	10		10		10		ns
tRAL	Column address to RAS hold time	25		30		35		ns
tOCH	CAS hold time after OE low	13		15		20		ns
tORH	RAS hold time after OE low	13		15		20		ns

Note 20: Either tRCH or tRRH must be satisfied for a read cycle.

**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 16777216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**Write Cycle (Early Write and Delayed Write)**

Symbol	Parameter	Limits						Unit
		M5M416400C-5,-5S		M5M416400C-6,-6S		M5M416400C-7,-7S		
		Min	Max	Min	Max	Min	Max	
t <sub>WC</sub>	Write cycle time	90		110		130		ns
t <sub>RAS</sub>	$\overline{\text{RAS}}$ low pulse width	50	10000	60	10000	70	10000	ns
t <sub>CAS</sub>	$\overline{\text{CAS}}$ low pulse width	13	10000	15	10000	20	10000	ns
t <sub>CSH</sub>	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	50		60		70		ns
t <sub>RSH</sub>	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	13		15		20		ns
t <sub>WCS</sub>	Write setup time before $\overline{\text{CAS}}$ low (Note 22)	0		0		0		ns
t <sub>WCH</sub>	Write hold time after $\overline{\text{CAS}}$ low	8		10		10		ns
t <sub>CWL</sub>	$\overline{\text{CAS}}$ hold time after $\overline{\text{W}}$ low	13		15		20		ns
t <sub>RWL</sub>	$\overline{\text{RAS}}$ hold time after $\overline{\text{W}}$ low	13		15		20		ns
t <sub>WP</sub>	Write pulse width	8		10		10		ns
t <sub>DS</sub>	Data setup time before $\overline{\text{CAS}}$ low or $\overline{\text{W}}$ low	0		0		0		ns
t <sub>DH</sub>	Data hold time after $\overline{\text{CAS}}$ low or $\overline{\text{W}}$ low	8		10		15		ns
t <sub>OE</sub>	$\overline{\text{OE}}$ hold time after $\overline{\text{W}}$ low	13		15		20		ns

**Read-Write and Read-Modify-Write Cycles**

Symbol	Parameter	Limits						Unit
		M5M416400C-5,-5S		M5M416400C-6,-6S		M5M416400C-7,-7S		
		Min	Max	Min	Max	Min	Max	
t <sub>RWC</sub>	Read write/read modify write cycle time (Note 21)	131		155		180		ns
t <sub>RAS</sub>	$\overline{\text{RAS}}$ low pulse width	91	10000	105	10000	120	10000	ns
t <sub>CAS</sub>	$\overline{\text{CAS}}$ low pulse width	54	10000	60	10000	70	10000	ns
t <sub>CSH</sub>	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	91		105		120		ns
t <sub>RSH</sub>	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	54		60		70		ns
t <sub>RCS</sub>	Read setup time before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>CWD</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (Note 22)	36		40		45		ns
t <sub>RWD</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (Note 22)	73		85		95		ns
t <sub>AWD</sub>	Delay time, address to $\overline{\text{W}}$ low (Note 22)	48		55		60		ns
t <sub>CWL</sub>	$\overline{\text{CAS}}$ hold time after $\overline{\text{W}}$ low	13		15		20		ns
t <sub>RWL</sub>	$\overline{\text{RAS}}$ hold time after $\overline{\text{W}}$ low	13		15		20		ns
t <sub>WP</sub>	Write pulse width	8		10		10		ns
t <sub>DS</sub>	Data setup time before $\overline{\text{W}}$ low	0		0		0		ns
t <sub>DH</sub>	Data hold time after $\overline{\text{W}}$ low	8		10		15		ns
t <sub>OE</sub>	$\overline{\text{OE}}$ hold time after $\overline{\text{W}}$ low	13		15		15		ns

Note 21: t<sub>RWC</sub> is specified as t<sub>RWC(min)</sub> = t<sub>RAC(max)</sub> + t<sub>ODD(min)</sub> + t<sub>RWL(min)</sub> + t<sub>RP(min)</sub> + 5t<sub>r</sub>.

Note 22: t<sub>WCS</sub>, t<sub>CWD</sub>, t<sub>RWD</sub> and t<sub>AWD</sub> and, t<sub>CPWD</sub> are specified as reference points only. If t<sub>WCS</sub> ≥ t<sub>WCS(min)</sub> the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD(min)</sub>, t<sub>RWD</sub> ≥ t<sub>RWD(min)</sub>, t<sub>AWD</sub> ≥ t<sub>AWD(min)</sub> and t<sub>CPWD</sub> ≥ t<sub>CPWD(min)</sub> (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$  goes back to V<sub>IH</sub>) is indeterminate.

**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 1677216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**Fast-Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle)**

(Note 23)

Symbol	Parameter	Limits						Unit
		M5M416400C-5,-5S		M5M416400C-6,-6S		M5M416400C-7,-7S		
		Min	Max	Min	Max	Min	Max	
t <sub>PC</sub>	Fast page mode read/write cycle time	35		40		45		ns
t <sub>PRWC</sub>	Fast page mode read write/read modify write cycle time	76		85		95		ns
t <sub>RAS</sub>	$\overline{\text{RAS}}$ low pulse width for read write cycle (Note 24)	85	125000	100	125000	115	125000	ns
t <sub>CP</sub>	$\overline{\text{CAS}}$ high pulse width (Note 25)	8	12	10	15	10	15	ns
t <sub>CPRH</sub>	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ precharge	30		35		40		ns
t <sub>CPWD</sub>	Delay time, $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ low (Note 22)	53		60		65		ns

Note 23: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

24: t<sub>RAS(min)</sub> is specified as two cycles of  $\overline{\text{CAS}}$  input are performed.

25: t<sub>CP(max)</sub> is specified as a reference point only.

**$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  Refresh Cycle**

(Note 26)

Symbol	Parameter	Limits						Unit
		M5M416400C-5,-5S		M5M416400C-6,-6S		M5M416400C-7,-7S		
		Min	Max	Min	Max	Min	Max	
t <sub>CSR</sub>	$\overline{\text{CAS}}$ setup time before $\overline{\text{RAS}}$ low	10		10		10		ns
t <sub>CHR</sub>	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	10		10		15		ns
t <sub>RSR</sub>	Read setup time before $\overline{\text{RAS}}$ low	10		10		10		ns
t <sub>RHR</sub>	Read hold time after $\overline{\text{RAS}}$ low	10		10		15		ns

Note 26: Eight or more  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycles instead of eight  $\overline{\text{RAS}}$  cycles are necessary for proper operation of  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh mode.

**SELF REFRESH SPECIFICATIONS**

Self refresh devices are denoted by "S" after speed item, like -5S/-6S/-7S. The other characteristics and requirements than the below are same as normal devices.

**ELECTRICAL CHARACTERISTICS**

(Ta = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I <sub>CC8(AV)</sub>	Average supply current from VCC Slow-Refresh cycle (Note 5)	M5M416400C (S)  $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycling or $\overline{\text{RAS}}$ cycling & $\overline{\text{CAS}} \leq 0.2V$ $\overline{\text{OE}} \ \& \ \overline{\text{WE}} \leq 0.2V$ or $\overline{\text{OE}} \ \& \ \overline{\text{WE}} \geq V_{CC} - 0.2V$ $A_0 \sim A_{11} \leq 0.2V$ or $A_0 \sim A_{11} \geq V_{CC} - 0.2V$ $t_{REF} = 128ms$ (4096 cycles) output = OPEN $t_{RAS} = t_{RASmin.} \sim 500ns$			500	μA
I <sub>CC9(AV)</sub>	Average supply current from VCC Slow-Refresh cycle (Note 5)	M5M416400C (S)  $\overline{\text{RAS}} = \overline{\text{CAS}} \leq 0.2V$ output = OPEN			200	μA

**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 16777216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**TIMING REQUIREMENTS**


(Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted, see notes 12, 13)

Symbol	Parameter	Limits						Unit
		M5M416400C-5S		M5M416400C-6S		M5M416400C-7S		
		Min	Max	Min	Max	Min	Max	
t <sub>RASS</sub>	Self Refresh $\overline{\text{RAS}}$ low pulse width	100		100		100		μs
t <sub>RPS</sub>	Self Refresh $\overline{\text{RAS}}$ high precharge time	90		110		130		ns
t <sub>CHS</sub>	Self Refresh $\overline{\text{RAS}}$ hold time	-50		-50		-50		ns
t <sub>RSR</sub>	Read setup time before $\overline{\text{RAS}}$ low	10		10		10		ns
t <sub>RHR</sub>	Read hold time after $\overline{\text{RAS}}$ low	10		10		15		ns

**SELF REFRESH ENTRY & EXIT CONDITIONS**


1. In case of distributed refresh

The last / first full refresh cycles (4K) must be made within t<sub>NS</sub> / t<sub>SN</sub> before / after self refresh, on the condition of t<sub>NS</sub> ≤ 64ms and t<sub>SN</sub> ≤ 64ms.



2. In case of burst refresh

The last / first full refresh cycles (4K) must be made within t<sub>NS</sub> / t<sub>SN</sub> before / after self refresh, on the condition of t<sub>NS</sub> + t<sub>SN</sub> ≤ 64ms.



**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.


**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 16777216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**TEST Mode SET Cycle**

Symbol	Parameter	Limits						Unit
		M5M416400C-5,-5S		M5M416400C-6,-6S		M5M416400C-7,-7S		
		Min	Max	Min	Max	Min	Max	
$t_{WSR}$	$\overline{W}$ setup time before $\overline{RAS}$ low	10		10		10		ns
$t_{WHR}$	$\overline{W}$ hold time after $\overline{RAS}$ low	10		10		15		ns

Note 27: The test mode function is initiated by a  $\overline{W}$  and  $\overline{CAS}$  before  $\overline{RAS}$  cycle (WCBR cycle) as specified in timing diagram. The test mode function is terminated by either a  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle (CBR refresh cycle) or a  $\overline{RAS}$  only refresh cycle. During the test mode, the device is internally organized as 16-bits wide (1M bytes depth). No addressing or  $CA_0$ ,  $CA_1$  is required. During a write cycle, data must be applied to all DQ (input) pins. The data can be different between DQ pins. The data on each DQ pin is written into 4-bits memory cells, respectively. During a read cycle, each DQ (output) pin shows the test result of the 4-bits, respectively. High state indicates that they are same. Low state indicates that they are not same. During the test mode operation, only WCBR cycle can be used to perform refresh.




**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**


**FAST PAGE MODE 16777216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**


**Timing Diagrams Read Cycle**

(Note 28)



Note 28

 Indicates the don't care input.  
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$  or  $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$


 Indicates the invalid output.

**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 1677216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**Write Cycle (Early Write)**






**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 1677216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**Read-Write, Read-Modify-Write Cycle**




**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

FAST PAGE MODE 16777216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM

**RAS-only Refresh Cycle**






**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 16777216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**Hidden Refresh Cycle (Read)**

(Note 29)




Note 29: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.  
 Timing requirements and output state are the same as that of each cycle shown above.  
 Any in any cycle,  $t_{\text{RSR}}$  &  $t_{\text{RRR}}$  should be satisfied not to enter TEST MODE.

M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S

**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

FAST PAGE MODE 1677216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM

Fast Page Mode Read Cycle




**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 16777216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**First Page Mode Write Cycle (Early Write)**




**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 1677216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**Fast-Page Mode Write Cycle (Delayed Write)**






**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 1677216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**Self Refresh Cycle**




**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

**M5M416400CJ,TP-5,-6,-7,-5S,-6S,-7S**

**FAST PAGE MODE 1677216-BIT (4194304-WORD BY 4-BIT) DYNAMIC RAM**

**TEST Mode SET Cycle**



Note 30: This cycle can be used for initialized cycle after power-up, however entered into Test Mode.