

# MITSUBISHI MICROCOMPUTERS M5L8041A-XXXP

6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 11640 D

SLAVE MICROCOMPUTER

T-49-19-05

## DESCRIPTION

The M5L8041A-XXXP is a general-purpose, programmable interface device designed for use with a variety of 8-bit microcomputer systems. This device is fabricated using N-channel silicon-gate ED-MOS technology.


## FEATURES

- Mask ROM..... 1024-word by 8-bit
- Static RAM..... 64-word by 8-bit
- 18 programmable I/O pins
- Asynchronous data register for interface to master processor
- 8-bit CPU, ROM, RAM, I/O, timer, clock and low power, stand-by mode
- Single 5V supply
- Alternative to custom LSI
- Interchangeable with 18041A

## APPLICATION

Alternative to custom LSI for peripheral interface


## PIN CONFIGURATION (TOP VIEW)



Outline 40P4

Note 1 : Connect to V<sub>SS</sub> in the operating condition.

## BLOCK DIAGRAM



**MITSUBISHI MICROCOMPUTERS**  
**M5L8041A-XXXP**

6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 11641 D

**SLAVE MICROCOMPUTER**

T-49-19-05

**FUNCTION**

The M5L8041A-XXXP is designed as an ordinary 8-bit CPU peripheral LSI chip and it contains a small stand-alone microcomputer. Although this microcomputer functions independently, when it is used as a peripheral controller, it is called the slave microcomputer in contrast to the master computer. These two devices can transfer the data alterna-

tively through the buffer register between them. The M5L8041A-XXXP contains the buffer register to use this LSI as a slave microcomputer and it can be accessed in the same way as other standard peripheral devices. Since the M5L8041A-XXXP is a complete microcomputer, it is easy to develop a user-oriented mask-programmed peripheral LSI only by changing the control software.

**PIN DESCRIPTION**

Pin	Name	Input or output	Function
V <sub>SS</sub>	Ground	—	Connected to a 0V supply (ground).
V <sub>CC</sub>	Main power supply	—	Connected to a 5V supply.
V <sub>DD</sub>	Power supply	—	Connected to a 5V supply. Used as a memory hold when V <sub>CC</sub> is cut off.
T <sub>0</sub>	Test pin 0	Input	Provides external control of conditional program jumps (JTO/JNTO instructions).
X <sub>1</sub> , X <sub>2</sub>	Crystal inputs	Input	An internal clock circuit is provided so that by connecting an RC circuit or crystal to these input pins the clock frequency can be determined. Pins X <sub>1</sub> and X <sub>2</sub> can also be used to input an external clock signal.
RESET	Reset	Input	CPU initialization input.
SS	Single step	Input	Used to halt the execution of a command by the CPU. When used in combination with the SYNC signal, the command execution of the CPU can be halted every instruction to enable single step operation.
CS	Chip select input	Input	Chip select input data bus control.
EA	External access	Input	Normally maintained at 0V.
R	Read enable signal	Input	Serves as the read signal when the master CPU is accepting data on the data bus from the M5L8041A-XXXP.
A <sub>0</sub>	Address input	Input	An address input used to indicate whether the signal on the data bus is data or a command.
W	Write enable signal	Input	Serves as the write signal when the master CPU is outputting data from the bus to the M5L8041A-XXXP.
SYNC	Sync signal output	Output	Output 1 time for each machine cycle.
DQ <sub>0</sub> ~DQ <sub>7</sub>	Data bus	Input/output	Three-state, bidirectional data bus. Data bus is used to interface the M5L8041A-XXXP to a master system data bus.
P <sub>20</sub> ~P <sub>27</sub>	Port 2	Input/output	Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After resetting, however, when not used afterwards as an output port, this is not necessary. P <sub>20</sub> ~P <sub>23</sub> are used when the M5L8243P I/O port expander is used.
PROG	Program	Output	Serves as the strobe signal when the M5L8243P I/O expander is used.
P <sub>10</sub> ~P <sub>17</sub>	Port 1	Input/output	Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After resetting, however, when not used afterwards as an output port, this is not necessary.
T <sub>1</sub>	Test pin 1	Input	Provides external control of conditional program jumps (JT1/JNT1 instructions). Can serve as the input pin for the event counter (START CNT instructions).

**MITSUBISHI MICROCOMPUTERS**  
**M5L8041A-XXXP**

6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 11642 D

**SLAVE MICROCOMPUTER**

T-49-19-05

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage	with respect to V <sub>SS</sub>	-0.5~7	V
V <sub>DD</sub>	Supply voltage		-0.5~7	V
V <sub>I</sub>	Input voltage		-0.5~7	V
V <sub>O</sub>	Output voltage		-0.5~7	V
P <sub>D</sub>	Power dissipation	T <sub>a</sub> = 25°C	1500	mW
T <sub>opr</sub>	Operating temperature range		-20~75	°C
T <sub>stg</sub>	Storage temperature range		-65~150	°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage		0		V
V <sub>IH</sub>	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
f <sub>(c)</sub>	Operating frequency	1		6	MHz

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = -20~75°C, V<sub>CC</sub> = 5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IL</sub>	Low-level input voltage		-0.5		0.8	V
V <sub>IH1</sub>	High-level input voltage (all except X <sub>1</sub> , X <sub>2</sub> , RESET)		2		V <sub>CC</sub>	V
V <sub>IH2</sub>	High-level input voltage (X <sub>1</sub> , X <sub>2</sub> , RESET)		3.8		V <sub>CC</sub>	V
V <sub>OL1</sub>	Low-level output voltage (DQ <sub>0</sub> ~DQ <sub>7</sub> , SYNC)	I <sub>OL</sub> = 2mA			0.45	V
V <sub>OL2</sub>	Low-level output voltage (all except DQ <sub>0</sub> ~DQ <sub>7</sub> , SYNC, PROG)	I <sub>OL</sub> = 1.6mA			0.45	V
V <sub>OL3</sub>	Low-level output voltage (PROG)	I <sub>OL</sub> = 1mA			0.45	V
V <sub>OH1</sub>	High-level output voltage (DQ <sub>0</sub> ~DQ <sub>7</sub> )	I <sub>OH</sub> = -400μA	2.4			V
V <sub>OH2</sub>	High-level output voltage (all other outputs)	I <sub>OH</sub> = -50μA	2.4			V
I <sub>I</sub>	Input leakage current (T <sub>0</sub> , T <sub>1</sub> , RD, WR, CS, A <sub>0</sub> )	V <sub>SS</sub> ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10		10	μA
I <sub>OZL</sub>	Off-state output leakage current (DQ <sub>0</sub> ~DQ <sub>7</sub> )	V <sub>SS</sub> + 0.45 ≤ V <sub>O</sub> ≤ V <sub>CC</sub>	-10		10	μA
I <sub>IL1</sub>	Low-level input current (P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> )	V <sub>IL</sub> = 0.8V	-0.5			mA
I <sub>IL2</sub>	Low-level input current (RESET, SS)	V <sub>IL</sub> = 0.8V	-0.2			mA
I <sub>DD</sub>	Supply current from V <sub>DD</sub>			6	15	mA
I <sub>CC</sub> + I <sub>DD</sub>	Total supply current			65	125	mA

**MITSUBISHI MICROCOMPUTERS**  
**M5L8041A-XXXP**

6249828 MITSUBISHI{MICMPTR/MIPRC}

91D 11643 D

**SLAVE MICROCOMPUTER**

T-49-19-05

**TIMING REQUIREMENTS** ( $T_a = -20 \sim 75^\circ\text{C}$ ,  $V_{cc} = 5V \pm 10\%$ , unless otherwise noted)

**DBB Read**

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_c (\phi)$	Cycle time	$t_{CY}$		2.5		15	$\mu\text{s}$
$t_w (R)$	Read pulse width	$t_{RR}$	$t_c (\phi) = 2.5 \mu\text{s}$	250			ns
$t_{SU} (CS-R)$	Chip-select setup time before read	$t_{AN}$		0			ns
$t_h (R-CS)$	Chip-select hold time after read	$t_{RA}$		0			ns

**DBB Write**

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_w (W)$	Write pulse width	$t_{WW}$		250			ns
$t_{SU} (CS-W)$	$\overline{CS}$ , $A_0$ , setup time before write	$t_{AW}$		0			ns
$t_{SU} (AO-W)$							
$t_h (W-CS)$	$\overline{CS}$ , $A_0$ , hold time after write	$t_{WA}$		0			ns
$t_h (W-A0)$							
$t_{SU} (DO-W)$	Data setup time before write	$t_{DW}$		150			ns
$t_h (W-DO)$	Data hold time after write	$t_{WD}$		0			ns

**Port 2**

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_w (PR)$	PROG pulse width	$t_{PP}$		1200			ns
$t_{SU} (PC-PR)$	Port control setup time before PROG	$t_{CP}$	$C_L = 80\text{pF}$	110			ns
$t_h (PR-PC)$	Port control hold time after PROG	$t_{PC}$	$C_L = 20\text{pF}$	100			ns
$t_{SU} (O-PR)$	Output data setup time before PROG	$t_{DP}$	$C_L = 80\text{pF}$	250			ns
$t_{SU} (D-PR)$	Input data hold time before PROG	$t_{PR}$	$C_L = 80\text{pF}$			810	ns
$t_h (PR-D)$	Input data hold time after PROG	$t_{PF}$	$C_L = 20\text{pF}$	0		150	ns

**DMA**

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_{SU} (DACK-R)$	Data acknowledge time before read	$t_{ACC}$		0			ns
$t_h (R-DACK)$	Data hold time after read	$t_{CAC}$		0			ns
$t_{SU} (DACK-W)$	Data setup time before write	$t_{ACC}$		0			ns
$t_h (W-DACK)$	Data hold time after write	$t_{CAC}$		0			ns

**SWITCHING CHARACTERISTICS** ( $T_a = -20 \sim 75^\circ\text{C}$ ,  $V_{cc} = 5V \pm 10\%$ , unless otherwise noted)

**DBB Read**

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_{PZX} (CS-DO)$	Data enable time after $\overline{CS}$	$t_{AD}$	$C_L = 150\text{pF}$			225	ns
$t_{PZX} (AO-DO)$	Data enable time after address	$t_{AD}$	$C_L = 150\text{pF}$			225	ns
$t_{PZX} (R-DO)$	Data enable time after read	$t_{RD}$	$C_L = 150\text{pF}$			225	ns
$t_{PZX} (R-DQ)$	Data disable time after read	$t_{DF}$				100	ns

**DMA**

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_{PZX} (DACK-DQ)$	Data enable time after DACK	$t_{ADD}$	150 pF Load			225	ns
$t_{PHL} (R-DRQ)$	DRQ disable time after read	$t_{CRQ}$	150 pF Load			200	ns
$t_{PHL} (W-DRQ)$	DRQ disable time after write	$t_{CRQ}$	150 pF Load			200	ns

Note 2 : Output voltage discriminating levels, low and high, are 0.8V and 2.0V respectively.

MITSUBISHI MICROCOMPUTERS  
**M5L8041A-XXP**

6249828 MITSUBISHI (MICMPTR/MIPRC)


91D 11644 D

SLAVE MICROCOMPUTER


T-49-19-05

**TIMING DIAGRAMS**


**Read**




**Write**



**Port 2**



**DMA**



MITSUBISHI MICROCOMPUTERS  
**M5L8041A-XXXP**

6249828 MITSUBISHI (MICMPTR/MIPRC)


91D 11645 D

SLAVE MICROCOMPUTER


T-49-19-05

**TYPICAL CHARACTERISTICS**


DATA BUS HIGH-LEVEL OUTPUT VOLTAGE VS. HIGH-LEVEL OUTPUT CURRENT




DATA BUS LOW-LEVEL OUTPUT VOLTAGE VS. LOW-LEVEL OUTPUT CURRENT




P<sub>1</sub>, P<sub>2</sub> LOW-LEVEL INPUT VOLTAGE VS. LOW-LEVEL INPUT CURRENT




RESET LOW-LEVEL INPUT VOLTAGE VS. LOW-LEVEL INPUT CURRENT



NORMALIZED SUPPLY CURRENT ( $I_{CC}$ ) VS. AMBIENT TEMPERATURE



NORMALIZED SUPPLY CURRENT ( $I_{DD}$ ) VS. AMBIENT TEMPERATURE



MITSUBISHI MICROCOMPUTERS  
**M5L8041A-XXXP**

6249828 MITSUBISHI (MICMPTR/MIPRC)


91D 11646 D

SLAVE MICROCOMPUTER

T-49-19-05

**APPLICATION EXAMPLES**

(1) Interface with M5L8085AP



(2) Interface with Series MELPS 8-48 Microcomputer and M5L8243P

