

SANYO

No.1911C

LC7980**Controller for the LCD Dot Matrix Graphic Display****Overview**

The LC7980 is a controller LSI for the liquid crystal dot matrix graphic display. It stores display data sent from the 8-bit microcomputer in the display RAM attached externally and generates dot matrix LC drive signals.

The LC7980 has two modes — the graphic mode, in which each bit of data from the external RAM either lights or does not light a dot in the LCD, and the character mode, in which character codes stored in the external RAM generate dot patterns through the built-in character-generator ROM. These two ways enable the LC7980 to cover a wide variety of applications.


As the LC7980 is fabricated using CMOS process technology, combining it with a CMOS microcomputer produces an LCD device of low power demand.

Features

1. Liquid crystal dot matrix graphic display controller
2. Display control capacity.
Graphic mode ----- 512K dots (2^{16} bytes)
Character mode ----- 65,536 characters (2^{16} characters)
3. Character generator ROM ----- 7360 bits
Character font 5 x 7 dots 160 types
Character font 5 x 11 dots 32 types } Total 192 types
(Extendable to 4K bytes with an external ROM)
4. Interfacing allowed with the 80- and 68-series MPU
5. Display duty (selectable by program)
From static to 1/256 duty
6. A variety of instruction functions
Scroll, cursor on/off/blink, character blink, bit manipulation
7. Built-in terminal for controlling external RAM
8. Display system ----- B system
9. Data output format.
Format 1 ----- The output D1 controls the upper screen, and the output D2 the lower screen.
Format 2 (with ODD/EVEN function) ----- The outputs D1 and D3 control the upper screen, and the outputs D2 and D4 the lower screen
10. Data transfer rate ----- 10M bits/sec. max.
11. Built-in oscillator (X'tal, capacitor attached externally)
12. Low power demand
13. Single +5V power supply

Package Dimensions

unit : mm

3057-QFP64A

SANYO: QIP64A

SANYO Electric Co., Ltd. Semiconductor Business Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Specifications

Absolute Maximum Ratings/ $T_a=25^{\circ}\text{C}$, $\text{GND}=0\text{V}$

			unit
Maximum Supply Voltage	$V_{DD\text{ max}}$	$-0.3\text{ to }+7.0$	V
Input Voltage	V_i	$-0.3\text{ to }V_{DD}+0.3$	V
Output Voltage	V_o	$-0.3\text{ to }V_{DD}+0.3$	V
Allowable Power demand	$P_d\text{ max}$	$T_a=75^{\circ}\text{C}$ 200	mW
Operating Temperature	T_{opr}	$-20\text{ to }+75$	$^{\circ}\text{C}$
Storage Temperature	T_{stg}	$-55\text{ to }+125$	$^{\circ}\text{C}$

Allowable Operation Conditions/ $T_a=-20\text{ to }+75^{\circ}\text{C}$, $\text{GND}=0\text{V}$

			min	typ	max	unit
Supply Voltage	V_{DD}		4.75		5.25	V
Input "H"-Level Voltage	V_{IH1}	All input, I/O terminals except XT1	2.2		V_{DD}	V
Input "L"-Level Voltage	V_{IL1}	" "	0		0.8	V
Input "H"-Level Voltage	V_{IH2}	XT1	$0.7V_{DD}$		V_{DD}	V
Input "L"-Level Voltage	V_{IL2}	XT1	0		$0.3V_{DD}$	V
Output "H"-Level Voltage	V_{OH1}	$I_{OH}=-0.6\text{mA}$ DB0 to 7, \overline{WE} , MA0 to 15, RA0 to 3, MD0 to 7, \overline{CE}	2.4		V_{DD}	V
Output "L"-Level Voltage	V_{OL1}	$I_{OL}=1.6\text{mA}$ DB0 to 7, \overline{WE} , MA0 to 15, RA0 to 3, MD0 to 7, \overline{CE}	0		0.4	V
Output "H"-Level Voltage	V_{OH2}	$I_{OH}=-0.6\text{mA}$ FLM, CL1, CL2, D1, D2, D3, D4, MB	$V_{DD}-0.4$		V_{DD}	V
Output "L"-Level Voltage	V_{OL2}	$I_{OL}=0.6\text{mA}$ FLM, CL1, CL2, D1, D2, D3, D4, MB	0		0.4	V
Clock Frequency	f_{osc}				10	MHz

Electrical Characteristics/ $T_a=-20\text{ to }+75^{\circ}\text{C}$, $\text{GND}=0\text{V}$, $V_{DD}=5\text{V}\pm 5\%$


			min	typ	max	unit
Input Leak Current	I_{IN}	$V_{IN}=0\text{ to }V_{DD}$, \overline{CS} , $\overline{RD}(E)$, RS, $\overline{WR}(R/W)$, \overline{RES} , MS	-5		5	μA
Supply Current	I_{DD}	X'tal oscillation, $f_{osc}=10\text{MHz}$		6	9	mA
Pull-up Current	I_{PL}	$V_{IN}=\text{GND}$, DB0 to 7, RD0 to 7, MD0 to 7		10	20	μA

Timing Characteristics


- (1) Bus read/write operation 1 (interface with the 68 series MPU)
- (2) Bus read/write operation 2 (interface with the 80 series MPU)
- (3) Bus read/write operation 3
- (4) Interface with external RAM and ROM
- (5) Interface with the driver LSI

(1) Bus read/write operation 1 (interface with the 80-series MPU)

READ CYCLE




WRITE CYCLE



($T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$, $GND = 0\text{V}$)



No.	Item	Symbol	min	typ	max	unit	Condition
1	Address set-up time	t_{AS}	10	—	—	ns	
2	Address hold time	t_{AH}	60	—	—	ns	
3	Data delay time	t_{DDR}	—	—	130	ns	$C_L = 50\text{pF}$
4	Data hold time (read)	t_{DHR}	0	—	—	ns	
5	Data set-up time	t_{DSW}	125	—	—	ns	
6	Data hold time (wirte)	t_{DHW}	28	—	—	ns	

Note (1) Definition of the test waveform



The input terminals are driven at 2.4V and 0.45V. Timing is measured at 1.5V.


(2) Bus read/write operation 2 (interface with the 68-series MPU)

READ CYCLEWRITE CYCLE

($T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 5\%$, $GND = 0\text{ V}$)

No.	Item	Symbol	min	typ	max	unit	Condition
1	Address set-up time	t_{AS}	90	—	—	ns	
2	Address hold time	t_{AH}	10	—	—	ns	
3	Data delay time (read)	t_{DDR}	—	—	140	ns	$C_L = 50\text{ pF}$
4	Data hold time (read)	t_{DHR}	10	—	—	ns	
5	Data set-up time (write)	t_{DSW}	220	—	—	ns	
6	Data hold time (write)	t_{DHW}	20	—	—	ns	


Note (1) Definition of the test waveform



The input terminals are driven at 2.4V and 0.45V. Timing is measured at 1.5V.


(3) Bus read/write operation 3

80-series MPU interface (MS=GND, RS=GND)




68-series MPU interface (MS= V_{DD} , RS=GND)

Ⓐ DATA WRITE CYCLE



Ⓑ DATA READ CYCLE




($T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$, $GND = 0\text{V}$)

No.	Item	Symbol	min	typ	max	unit	Instruction register value
1	Read cycle time	t_{RCY}	—	—	$\frac{2 \times 10^3 \times (H_p + 2)}{F_{osc}} + 200$	ns	00H
2	Write cycle time	t_{WCY1}	—	—	$\frac{2 \times 10^3 \times (2H_p + 2)}{F_{osc}} + 200$	ns	0EH, 0FH
2	Write cycle time	t_{WCY2}	—	—	$\frac{2 \times 10^3 \times (H_p + 2)}{F_{osc}} + 200$	ns	0CH
2	Write cycle time	t_{WCY3}	—	—	$\frac{4000}{F_{osc}} + 200$	ns	00H, 01H, 02H, 03H, 04H, 08H, 09H, 0AH, 0BH

Notes

- (1) In the character mode, H_p is the number of horizontal dots per character in a character display. In the graphic mode, H_p indicates how many bits from RAM appear in a 1-byte display.
- (2) F_{osc} is the oscillating frequency, expressed in MHz.
- (3) All measurement points are at 1.5V.

(4) Interface with external RAM and ROM



READ CYCLE ($T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$, $GND = 0\text{V}$)

No.	Item	Symbol	min	typ	max	unit	Condition
1	MA0-15, RA0-3 read address delay time	t_{DMAR}	—	—	95	ns	
2	MD0-7, RD0-7 set-up time	t_{SMDR}	105	—	—	ns	
3	\overline{CE} delay time	t_{DCH}	—	—	95	ns	
9	\overline{CE} hold time	t_{HCEr}	0	—	—	ns	


WRITE CYCLE ($T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$, $GND = 0\text{V}$)

No.	Item	Symbol	min	typ	max	unit	Condition
4	Memory address set-up time	t_{SMAW}	0	—	—	ns	
5	\overline{WE} pulse width	t_{WWE}	170	—	—	ns	
6	Memory data set-up time	t_{SMDW}	100	—	—	ns	
7	Memory address hold time	t_{HMAW}	0	—	—	ns	
8	Memory data hold time	t_{HMDW}	0	—	—	ns	
10	\overline{CE} hold time	t_{HCEW}	0	—	—	ns	

Notes

- (1) *1 is timing in which display data is not written into or read from the MPU.
 (2) All output terminals are under no load.
 (3) All measurement points are at 1.5V.

(5) Interface with the driver LSI



$T_a = -20$ to $+75^{\circ}\text{C}$, $V_{DD} = 5\text{ V} \pm 5\%$, $\text{GND} = 0\text{ V}$


No	Item	Symbol	min	typ	max	unit	Condition
1	Clock cycle time	tCYC	200			ns	
			400			ns	ODD/EVEN mode
2	Clock phase difference	tDCL			100	ns	
3	Clock rise/fall time	tCRF			30	ns	
4	D1-4 phase difference	tDD			100	ns	
5	MB phase difference	tDMA			100	ns	
6	FLM phase difference	tDFM			100	ns	
7	CL1 clock pulse width (H level)	tWCH1	95			ns	
			195			ns	ODD/EVEN mode
8	CL2 clock pulse width (L level)	tWCL2	95			ns	
			195			ns	ODD/EVEN mode
9	CL2 clock pulse width (H level)	tWCH2	95			ns	
			195			ns	ODD/EVEN mode

Notes


(1) All output terminals are under no load.

(2) All measurement points other than those specified are at $0.5V_{DD}$.

Block Diagram



Pin Assignment



Function of each block

- Register

The LC7980 has 5 types of registers — the instruction register, data input register, data output register, dot register, and mode control register.

The instruction register stores such instruction codes as the start address, cursor address specification, etc. It consists of 4 bits, and the lower 4 bits of the data bus, DB0 to DB3, are written into it.

The data input register temporarily stores data to be written into the external RAM, dot register, and mode control register. It consists of 8 bits.

The data output register temporarily stores data to be read from external RAM, and consists of 8 bits. When the cursor address is written into the cursor address counter via the data input register and the memory read instruction is set in the instruction register, data in external RAM is read into the data output register by internal operation. With the next instruction, the MPU reads the data output register, and completes data transfer to the MPU.

The dot register stores dot information such as the character pitch, the number of vertical dots, etc. Data sent from the MPU is written into the dot register via the data input register.

The mode control register stores LCD status information such as display on/off and cursor on/off/blink. It consists of 8 bits. Data sent from the MPU is written into this register via the data input register.

- Busy flag

When the Busy flag is "1", the LC7980 is operating internally. At this time, the next instruction cannot be accepted. The Busy flag is output to DB7 when RS=1, $\overline{RD}(E)=0$ (MS=0) or RS=1, WR(R/W), $\overline{RD}(E)=1$ (MS=1). The next instruction must be written after ensuring that the Busy flag is "0".

- Dot counter

The dot counter generates LC display timing according to the contents of the dot register.

- Refresh address counter

The refresh address counter controls addresses of the external RAM and is available in two types — refresh address counter (1) and refresh address counter (2). The former is for the upper screen, and the latter for the lower screen.

- Row address counter

In the character mode, this counter outputs raster addresses RA0 to 3 for the character generator ROM.

- Character generator ROM

The character generator ROM has a total of 7360 bits and stores data on 192 kinds of characters. Character codes from the external RAM and row codes from the line address counter are added to address signals, and ROM outputs 5-bit dot data.

There are 192 kinds of character fonts, of which 160 are 5 x 7 and 32 are 5 x 11. With extended ROM, character fonts can be increased to 256 kinds sized 8 x 16.

- Cursor address counter

The cursor address counter is a 16-bit counter which can be preset by instruction. When data is read from or written into external RAM (i.e., read/write of display dot data or character codes), the counter retains the addresses. The value indicated on the cursor address counter is automatically incremented by 1 when instructions to read/write display data and to perform bit set/clear are issued.

- Cursor signal generator

In the character mode, the cursor can be displayed by means of instructions. The cursor is generated automatically when the cursor address counter and the row address counter reach the specified value.

- Parallel-serial conversion

The two parallel-serial conversion circuits simultaneously transfer parallel data from the external RAM, character generator, and extended ROM to the upper and lower LC screen drive circuits as serial data.

- ODD/EVEN

Data output from the parallel-serial conversion circuit is divided into even-numbered data and odd-numbered data, then output to D1 through D4.

Pin Functions

Pin Name	Pin No.	Function
DB0 to 7	16 to 23	Data bus ----- Three-state I/O common terminal, terminal for transmitting/receiving data to/from the MPU.
\overline{CS}	10	Chip select ----- Selection allowed when $\overline{CS}=0$
MS	14	Terminal for selection between the 68- and 80-series MPU, MS=0 ----- 80 series, MS=1 ----- 68 series.
\overline{RD} (E)	11	<ul style="list-style-type: none"> MS=0 (when connected to the 80-series MPU) Read ----- MPU \leftarrow LC7980 MS=1 (when connected to the 68-series MPU) Enable ----- Data is written at the negative going edge of \overline{RD}(E). Data can be read while \overline{RD}(E)=1.
\overline{WR} (R/W)	12	<ul style="list-style-type: none"> MS=0 (when connected to the 80-series MPU) Write ----- MPU \rightarrow LC7980 MS=1 (when connected to the 68-series MPU) Read/write ----- \overline{WR} (R/W)=1 ----- MPU \leftarrow LC7980 \overline{WR} (R/W)=0 ----- MPU \rightarrow LC7980
RS	13	Register select ----- RS=1 ----- instruction register RS=0 ----- data register
XT1, XT2	1, 2	Terminal for the X'tal oscillator
\overline{RES}	9	Reset ----- Setting \overline{RES} to 0 selects display OFF, 1-bit serial transfer method, 32-frame blink period, and Hp=6.
MA0 to 15	46 to 61	Address output for the display RAM.
RA0 to 3	3, 6, 7, 63	Raster address output for the external character generator ROM.
MD0 to 7	25 to 32	Display data bus ----- Three-state I/O common terminal.
RD0 to 7	33 to 40	ROM data input ----- Dot data from the external character generator is input.
\overline{WE}	8	Write enable ----- Display RAM write signal.
\overline{CE}	64	Display RAM chip enable signal.
CL2	41	Display data shift clock signal.
CL1	5	Display data latch signal.
FLM	4	Frame signal.
MB	62	LC drive signal ----- AC signal ----- B system
D1, D2 D3, D4	42 to 45	Display data serial output ----- D1, D3 ----- for the upper screen D2, D4 ----- for the lower screen

(Note) When mounting on the PCB, do not dip it in solder.

● Display control instruction

Display is controlled by writing data into the instruction register and 13 data registers. The instruction register and the data register are distinguished by the RS signal. First, write 4-bit data in the instruction register when RS=1, then specify the code of the data register. Next, with RS=0, write 8-bit data in the data register, which executes the specified instruction.

A new instruction cannot be accepted while an old instruction is being executed. As the Busy flag is set under this condition, write an instruction only after reading the Busy flag and making sure that it is 0.

However, the next instruction can be executed without checking the Busy flag when the maximum read cycle time or the write cycle time has been exceeded after execution of the previous data read instruction or the data write instruction. The Busy flag does not change when data is written into the instruction register (RS=1). Therefore, the Busy flag need not be checked immediately after writing data into the instruction register.

1) Mode control

Write code "00H" (in hexadecimal notation) in the instruction register and specify the mode control register.

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	0	0	0	0
Mode control Reg	0	0	MODE Data							

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Cursor/blink	CG	Graphic/character display
1 / 0	1 / 0	1 / 0	—	0	0	0	0	Cursor OFF	Built-in CG	Character display
				0	1			Cursor ON		
				1	0			Cursor OFF character blink		
				1	1			Cursor blink		
				0	0					
				0	1		1	Cursor OFF	External CG	
				0	1			Cursor ON		
				1	0			Cursor OFF character blink		
				1	1			Cursor blink		
				0	0					
0	0	1	0							
Output transfer method	Blink time	Display ON/OFF		Blink	Cursor	Mode	External/built-in CG			

1 : display ON
0 : display OFF

1 : 16 frames
0 : 32 frames

1 : transfer with the ODD/EVEN function
0 : 1-bit serial transfer

2) Setting the character pitch

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	0	0	0	1
Character pitch Reg	0	0	(Vp-1) Binary				0	(Hp-1) Binary		

Vp is the number of vertical dots per character. Determine Vp with the pitch between two vertically placed characters taken into consideration. This value is meaningful only in the character display mode; It is invalid in the graphic mode.

In character mode, Hp indicates the number of horizontal dots per character, from the leftmost part of one character to the leftmost part of the next. In the graphic mode, Hp indicates how many bits (or dots) from RAM appear in a 1-byte display.

Hp must take one of the following three values.

HP	DB2	DB1	DB0	
6	1	0	1	Horizontal character pitch 6
7	1	1	0	" 7
8	1	1	1	" 8

3) Setting the number of characters

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	0	0	1	0
Character number Reg	0	0	(HN-1) Binary							

In the character display mode, HN indicates the number of characters in the horizontal direction. In the graphic mode, it indicates the number of bytes in the horizontal direction. The total number of dots positioned horizontally on the screen n is given by the formula

$$n = H_p \times H_N.$$

Even numbers in the range 2 to 256 (decimal) can be set as HN.

4) Setting the number of time divisions (display duty)

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	0	0	1	1
Time division Reg.	0	0	(Nx-1) Binary							

Nx represents the number of time divisions.

Consequently, 1/Nx is the display duty.

Decimal numbers within the range 1 to 256 can be set as Nx.

5) Setting the cursor position

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	0	1	0	0
Cursor position Reg	0	0	0	0	0	0	(CP-1) Binary			

In the character display mode, Cp indicates the line at which the cursor is displayed. For example, when Cp=8 (decimal) is specified, the cursor is displayed beneath the character of the 5 x 7 dot-font. The horizontal length of the cursor equals Hp (the horizontal character pitch). Decimal values in the range 1 to 16 can be assigned to Cp. When the value is less than the vertical character pitch Vp ($C_p \leq V_p$), display priority is given to the cursor (provided the cursor display is ON). The cursor is not displayed when $C_p > V_p$. The horizontal length of the cursor equals Hp.

6) Setting the display start lower address

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	1	0	0	0
Display start address Reg (lower byte)	0	0	(start address lower byte) binary							

7) Setting the display start upper address

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	1	0	0	1
Display start address Reg (upper byte)	0	0	(start address upper byte) binary							

This instruction writes the display start address value in the display start address register. The display start address is the RAM address at which data to be displayed at the leftmost position of the top line of the screen is stored. The start address consists of 16 bits (upper and lower).

8) Setting the cursor (lower) address (RAM read/write lower address)

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	1	0	1	0
Cursor address counter (lower byte)	0	0	(cursor address lower byte) binary							

9) Setting the cursor (upper) address (RAM read/write upper address)

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	1	0	1	1
Cursor address counter (upper byte)	0	0	(cursor address upper byte) binary							

This instruction writes the cursor address value in the cursor address counter. The cursor address indicates the address for exchanging display data and character codes with RAM. In other words, data at the address specified by the cursor address is read from or written into RAM. In character display, the cursor is displayed at the position specified by the cursor address.

The cursor address is divided into a lower address (8 bits) and an upper address (8 bits). It should be set in accordance with the following rules.

1	To rewrite (set) both lower and upper addresses:	First set the lower address, then the upper.
2	To rewrite the lower address:	Always reset the upper address after setting the lower address.
3	To rewrite the upper address only:	Set the upper address. It is unnecessary to reset the lower address.

The cursor address counter is a 16-bit up-counter with set/reset functions: when the Nth bit goes from 1 to 0, the count of the (N + 1)th bit increments by one. Accordingly, when the lower address is set so that the lower MSB (8th bit) changes from 1 to 0, the LSB (1st bit) of the upper counter must increment by one. When setting the cursor address, set the lower and upper addresses as a 2-byte continuous instruction.

In character display, the cursor is displayed at the position where the lower 14 bits of the display address and the lower 14 bits of the cursor address agree, and the upper 2 bits are ignored.

10) Writing display data

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	1	1	0	0
RAM	0	0	MSB (pattern data, character code)							LSB

Write code "ODH" in the instruction register. Then, write 8-bit data with RS=0, and the data is written into RAM as display data or character codes at the address specified by the cursor address counter. After writing, the count of the cursor address counter increments by 1.

11) Reading display data

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	1	1	0	1
RAM	1	0	MSB (pattern data, character code)							LSB

Write "0CH" in the instruction register. Then, establish the read status with RS=0, and data in the RAM can be read. The procedure for reading data is as follows:

9

This instruction outputs the contents of the data output register to DB0 to 7, then transfers the RAM data indicated by the cursor address to the data output register. It then increments the cursor address by 1, which means that correct data cannot be read in the first read operation. The specified value is output in the second read operation. Accordingly, a dummy read operation must be performed once when reading data after setting the cursor address.

12) Bit clear

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	1	1	1	0
Bit clear	0	0	0	0	0	0	0	(NB-1) Binary		

13) Bit set

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	0	1	1	1	1
Bit set	0	0	0	0	0	0	0	(NB-1) Binary		

As the bit-clear or bit-set instruction, 1 bit of a 1 byte of data in display RAM is set to 0 or 1. The bit specified by N_B is set to 0 for the bit-clear instruction and 1 for the bit-set instruction. The RAM address is specified by the cursor address, which is automatically incremented by 1 at the completion of the instruction. N_B is a value in the range from 1 to 8. The LSB is indicated by $N_B=1$, and the MSB by $N_B=8$.

14) Reading the BUSY flag


Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Busy flag	1	1	1/0	*						

The Busy flag is output to DB7 when read mode is established with RS=1. The Busy flag is set to 1 while any of the instructions 1) through 13) is being executed. It is set to 0 at the completion of the execution, allowing the next instruction to be accepted. No other instruction can be accepted when the Busy flag is 1. Accordingly, before writing an instruction and data, it is necessary to ensure that the Busy flag is 0. However, the next instruction can be executed without checking the Busy flag when the maximum read cycle time or the write cycle time has been exceeded after execution of the previous data read instruction or the data write instruction.

The Busy flag does not change when data is written into the instruction register (RS=1). Therefore, the Busy flag need not be checked immediately after writing data into the instruction register.

Specification of the instruction register is unnecessary to read the Busy flag.

The relation between the LCD panel display and H_p , H_N , V_p , C_p , and N_x .



Symbol	Description	Meaning	Value
H_p	Horizontal character pitch	Character pitch in the horizontal direction	6 to 8 dots
H_N	Number of characters in the horizontal direction	Number of characters (digits) per horizontal line or the number of words per line (graphic)	Even digits in the range 2 to 256
V_p	Vertical character pitch	Character pitch in the vertical direction	1 to 16 dots
C_p	Cursor position	The line number at which the cursor is to be displayed	1 to 16 lines
N_x	Number of lines in the vertical direction	Display duty	1 to 256 lines

Note)

When the number of vertical dots on the screen is m and that of horizontal dots is n ,

$$1/m = 1/N_x = \text{display duty}$$

$$n = H_p \times H_N$$

$$m/V_p = \text{number of display lines}$$


$$C_p \leq V_p$$

LC7980

Display mode

Display mode	Display data from the MPU	RAM	LC panel
Character display	Display pattern (8 bits)	<p>b7 b6 b5 b4 b3 b2 b1 b0</p> <p>Start address</p> <p>0 1 0 0 0 0 0 1</p> <p>0 1 0 0 0 0 1 0</p>	<p>HP</p> <p>A B C</p> <p>Hp: 6,7 or 8 dots</p>
Graphic	Character code (8 bits)	<p>Hp</p> <p>b7 b6 b5 b4 b3 b2 b1 b0</p> <p>Start address</p> <p>0 1 0 1 0 1 0 1</p> <p>1 1 1 1 1 1 1 1</p>	<p>b0 b7 HP</p> <p>8 dots 8 dots</p> <p>Hp: 8 dots</p>

Sample application circuit




Built-in character generator


Lower 4bit \ Upper 4bit	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
xxxx0000		0	a	P	`	P		-	a	E	a	P
xxxx0001	!	1	A	Q	a	q	u	7	7	4	a	q
xxxx0010	"	2	B	R	b	r	r	i	u	x	P	Q
xxxx0011	#	3	C	S	c	s	j	o	t	e	e	e
xxxx0100	\$	4	D	T	d	t	\	I	t	t	P	Q
xxxx0101	%	5	E	U	e	u	.	o	+	u	e	U
xxxx0110	&	6	F	V	f	v	9	o	o	o	P	Z
xxxx0111	'	7	G	W	g	w	7	+	7	7	g	W
xxxx1000	(8	H	X	h	x	4	o	*	U	j	X
xxxx1001)	9	I	Y	i	y	9	7	j	u	'	Y
xxxx1010	*	:	J	Z	j	z	z	o	o	o	j	7
xxxx1011	+	:	K	C	k	c	*	7	e	o	*	K
xxxx1100	,	<	L	*	l	l	*	o	7	7	e	K
xxxx1101	-	=	M	J	m	j	u	z	\	o	t	÷
xxxx1110	.	>	N	^	n	+	o	e	*	*	N	
xxxx1111	/	?	O	_	o	+	u	Y	7	"	o	

Sample configurations


• Graphic mode



• Character display mode (1) (built-in character generator)



• Character display mode (2) (external character generator)



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1995. Specifications and information herein are subject to change without notice.